Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1997-11-17
2000-11-14
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
716 2, 716 5, G06F 1750
Patent
active
061484326
ABSTRACT:
One embodiment of the present invention provides a method for designing a circuit that limits the impact of design changes within a module of a circuit to the characteristics of signals flowing between modules of the circuit. This method operates by dividing the circuit into a plurality of circuit modules, and defining a plurality of interface modules located between the plurality of circuit modules. These interface modules include drivers coupled between upstream circuit module outputs and downstream circuit module inputs, so as to isolate the downstream circuit module inputs from the upstream circuit module outputs. Next, the circuit modules and interface modules are designed, and a synthesized circuit is ultimately generated from the designs. This synthesized circuit is then verified for characteristics such as timing. If it fails to verify, design changes are made. In one embodiment, these design changes include: re-specifying constraints for modules, re-generating designs for modules, and re-dividing the circuit into modules. By locating drivers within separate interface modules, the drive strengths of the drivers can be more easily specified. Furthermore, by locating the drivers at particular positions within an interface module, the signals flowing through the drivers can be guided to flow in such a way as to route signals along shorter, more optimal pathways between modules.
REFERENCES:
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 5530654 (1996-06-01), Takahashi
patent: 5774371 (1998-06-01), Kawakami
patent: 5883814 (1999-03-01), Luk et al.
patent: 5903466 (1999-05-01), Beausang et al.
patent: 5974245 (1999-10-01), Li et al.
Sato et al "Post-Layout Optimization for Deep Submicron Design," ACM, Jan. 1996, pp. 1-6.
Kannan et al "A Methodology and Algorithm for Post-Placement Delay Optimization," ACM 1994, pp. 327-332.
Wiederhold et al "Deep-Submicron ASIC Design Requires Design Planning," EDN, Feb. 1995, pp. 95-100.
Lillis et al, "Optimal and Efficient Buffer Insertion and Wire Sizing," IEEE, 1995, pp. 259-262.
Lintz Paul R.
Micro)n Technology, Inc.
Siek Vuthe
LandOfFree
Inserting buffers between modules to limit changes to inter-modu does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inserting buffers between modules to limit changes to inter-modu, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inserting buffers between modules to limit changes to inter-modu will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2076310