Pulse or digital communications – Synchronizers – Synchronizing the sampling time of digital data
Reexamination Certificate
2005-07-01
2009-08-11
Torres, Juan A (Department: 2611)
Pulse or digital communications
Synchronizers
Synchronizing the sampling time of digital data
C375S376000, C375S287000, C375S371000, C714S709000
Reexamination Certificate
active
07573967
ABSTRACT:
A data sampler system receives a high-speed data stream and uses a first set of data samplers for sampling the data stream at a first set of clock phase angles to produce a first set of sequential data “eye” samples. A second set of data samplers, to sampled at a second set of clock phase angles that are different from the first set of clock phase angles to produce a second set of sequential data transition samples. The first set of data samplers, the data stream is sampled at the second set of clock phase angles to produce a third set of sequential data transition samples and with the second set data samplers, the data stream is sampled at a first set of clock phase angles to produce a fourth set of sequential data “eye” samples. The system alternates between the first mode and a second mode in which the results produce a reduced input offset voltage for the sampler system.
REFERENCES:
patent: 5970093 (1999-10-01), de Lantremange
patent: 6141378 (2000-10-01), d'Oreye de Lantremange
patent: 6882208 (2005-04-01), Suissa et al.
patent: 7126510 (2006-10-01), Alon et al.
patent: 7209525 (2007-04-01), Laturell et al.
patent: 2004/0091073 (2004-05-01), Smith et al.
patent: 2004/0120426 (2004-06-01), Dagdeviren et al.
patent: 2004/0202266 (2004-10-01), Gregorius et al.
patent: 2005/0058234 (2005-03-01), Stojanovic
patent: 2006/0188043 (2006-08-01), Zerbe et al.
patent: 2006/0253746 (2006-11-01), Momtaz
Stojanovic, “Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver”, IEEE Symposium on VLSI Circuits, Jun. 2004.
Stojanovic, “Autonomous Dual-Mode (PAM2/4) Serial Link Transceiver with Adaptive Equalization and Data Recovery”, IEEE Journal of Solid-State Circuits, Apr. 2005.
Patterson Thuente Skaar & Christensen P.A.
SLT Logic LLC
Torres Juan A
LandOfFree
Input threshold adjustment in a synchronous data sampling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input threshold adjustment in a synchronous data sampling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input threshold adjustment in a synchronous data sampling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4053203