Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-02-15
2003-02-04
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S355000, C257S356000, C257S358000, C257S363000, C257S365000, C327S391000, C327S434000, C327S437000
Reexamination Certificate
active
06515337
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to an input protection circuit of a semiconductor apparatus, and more particularly to an electrostatic destruction prevention protection circuit.
Currently, among semiconductor integrated circuits, CMOS-ICs (Complementary Metal Oxide Semiconductor-Integrated Circuits) are becoming a main stream since they consume low power and achieve a high degree of integration. A MOS transistor used for such a CMOS-IC is formed by the following process. First, a thin oxide film, so called a gate oxide film, is formed on a semiconductor substrate. Second, electrodes are formed on this gate oxide film. Third, a source and a drain are formed separately on the semiconductor substrate. When an electrostatic surge enters from outside (input terminal) into a MOS transistor formed by the above-described process, the gate oxide film is easily destroyed. Therefore, electrostatic destruction prevention protection circuits are formed near the input terminal and the output terminal of the semiconductor apparatus, respectively.
A protective resistor formed between the internal circuit and the input terminal, an electrostatic destruction prevention protection circuit having a protective transistor formed between the internal circuit and the power source potential line that supplies power source electric potential, and an electrostatic destruction prevention protection circuit having a protective transistor formed between the internal circuit and a ground potential line that supplies the ground electric potential are exemplary electrostatic destruction prevention protection circuits. The protection circuit delays the surge current while the surge current is transmitted to the power source potential line or ground potential line for the internal circuit so that an excessive voltage will not be applied to, for example, the gate electrode of an input transistor that constitutes an inverter closest to the input terminal of the internal circuit. Moreover, the protective transistor bypasses the surge current from the input terminal to the power source or the ground.
In recent years as semiconductors are scaled down, the gate oxide film of an input transistor is getting thinner. As a result, the gate oxide film is also becoming less breaking resistant. Hence, the resistance of the above-described protective resistor needs to be increased. Moreover, as the chip size is increased, the wire length of the power source potential line from the power source terminal to the protective transistor and the wire length of the ground potential line from the ground terminal to the protective transistor are also increased. As a result, the parasitic resistance of each of these lines is increased. This parasitic resistance delays the surge current, which has passed through the protective transistor, from flowing into the internal circuit power source line and the ground line. As a result, the gate oxide film of the inverter becomes less breaking resistant.
SUMMARY OF THE INVENTION
Given these problems, it is an object of the present invention to provide an input protection circuit capable of precisely bypassing a surge current to the power source terminal and preventing the gate of a protective transistor from being destroyed, even when the chip size is increased and the wire resistance of the power source line is increased.
To achieve above-stated objective, an input protection circuit has an input terminal which receives an input signal, a first power source terminal which receives a first power source electric potential, a first protective power source potential line, which is connected to the first power source terminal, for supplying the first power source electric potential to an input protection transistor, a first conductive type first input protection transistor having a drain, a gate, and a source, the drain being connected to the input terminal, the gate and the source being connected to the first protective power source potential line, and a first conductive type second input protection transistor having a drain, a gate, and a source, the gate being connected to the input terminal via a protective resistor, the drain being connected to an input terminal of an internal circuit, and the source being connected to the first protective power source potential line.
REFERENCES:
patent: 5416431 (1995-05-01), Strauss
patent: 5561312 (1996-10-01), Nozoe et al.
patent: 5942931 (1999-08-01), Yanai
patent: 6049111 (2000-04-01), Higuchi et al.
patent: 6114731 (2000-09-01), London
patent: 6128173 (2000-10-01), Iwasaki
patent: 6-77416 (1994-03-01), None
patent: 7-58210 (1995-03-01), None
Kim Jung (John)
Oki Electric Industry Co. Ltd.
Sartori Michael A.
Sefer Ahmed N.
Venable
LandOfFree
Input protection circuit connected to projection circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input protection circuit connected to projection circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input protection circuit connected to projection circuit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3176417