Input protection circuit and method for semiconductor memory dev

Details Input protection circuit and method for semiconductor memory dev Input protection circuit and method for semiconductor memory dev

1996-04-15

1998-02-10

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

327313, 327379, H03K 508

Patent

active

057173540

ABSTRACT:
An input protection circuit for a semiconductor memory device senses when the level of an external input signal drops below a reference voltage corresponding to a predetermined logic level, thereby enabling instant correction. The input protection circuit is interposed between an external power voltage terminal and an input terminal of the input buffer, and the external power voltage is transferred to the input terminal of the input buffer when the level of the external input signal applied to the input terminal drops below the predetermined logic level. The circuit includes an internal reference voltage generator which supplies a voltage having a level corresponding to the predetermined logic level and designed to compensate for a known device offset so that the external input signal applied to the input terminal can be instantly corrected.

Affiliated with

Also associated with

Rating

Input protection circuit and method for semiconductor memory dev does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input protection circuit and method for semiconductor memory dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input protection circuit and method for semiconductor memory dev will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2080108