Input/output protecting circuit and a protection element

Details Input/output protecting circuit and a protection element Input/output protecting circuit and a protection element

1995-12-21

1998-01-27

Leja, Ronald W.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 90, H02H 904

Patent

active

057127522

ABSTRACT:
Disclosed is a circuit for protecting a semiconductor device from the static electricity by discharging static electricity. When a p+
- diode of positive direction to VDD or a PMOS transistor is not usable because a voltage higher than VDD is applied, a vertical PNP transistor is connected to Vss and positive static electricity is discharged. Negative static electricity is discharged by using an n+/p- diode connected to Vss direction through a semiconductor substrate. Additionally, in case of a circuit to which either a voltage higher than VDD, or a voltage lower than respect to negative static electricity by the operation of a vertical NPN bipolar junction transistor connected to VDD. Positive static electricity is discharged via a p+
- diode connected to VDD.

REFERENCES:
patent: 5521789 (1996-05-01), Ohannes et al.
patent: 5581104 (1996-12-01), Lowrey et al.
patent: 5644460 (1997-07-01), Clukey

Affiliated with

Also associated with

Rating

Input/output protecting circuit and a protection element does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input/output protecting circuit and a protection element, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output protecting circuit and a protection element will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-346778