Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2002-06-25
2004-02-24
Cho, James H. (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S086000, C327S074000
Reexamination Certificate
active
06696859
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to an input/output interfacing circuit implemented in a semiconductor device, etc., and in particular it relates to an input/output interfacing circuit capable of inputting and outputting multiple values by a single signal line.
2. Description of the Related Art
Semiconductor devices such as a memory LSI, microprocessor, etc., are in the progress of high integration and high rate through the development of semiconductor manufacturing technology, wherein the data transfer rate has improved year by year.
In prior arts, in order to improve the data transfer rate, for example, in a memory LSI, a clock synchronizing type memory such as a synchronous DRAM, DDR SDRAM (Double Data Rate SDRAM), Rambus DRAM, etc., where an input/output circuit has improved operation speed has been developed. Also, the data transfer rate has been improved by increasing the number of bits of the input/output data to 16 or 32.
However, there is a limitation to heightening the operation speed of the input/output circuits. Also, an increase in the number of terminals increases the number of pads. Since the pad size depends on the packaging technology, it is difficult to shrink the size as semiconductor elements become finer. As a result, there is an undesirable possibility that the chip size is increased due to an increase in the number of pads. Hereafter, there is a possibility that the chip size is determined based on the number of pads. In a memory LSI, even if the number of address terminals is increased owing to the improvement of the integration level and an increase in the memory capacity, the chip size may be increased as described above.
As a way of improving the data transfer rate without an increase in the number of pads, that is, an increase in the chip size, a multiple value of data or addresses is taken into consideration.
FIG. 1
shows a multi-valued input/output circuit that the inventor has studied. The circuit shown in
FIG. 1
is not publicly known.
In this type of multi-valued input/output circuit, a voltage generating unit
1
is formed in a semiconductor device at a transmitter that outputs data, and a plurality of voltage comparing units
2
, a reference voltage generating unit
3
and a data restoring unit
4
are formed in a semiconductor device at a receiver that receives data.
The voltage generating unit
1
includes a data restoring unit
1
a
that decodes two-bit output data D
1
and D
0
, a resistor part
1
b
that generates four types of voltages V4, V3, V2 and V1 by dividing resistance, and an output part
1
c
that outputs any one of the voltages V4 through V1 as an output voltage VOUT. The output part
1
c
is composed of a switch such as a CMOS transmission gate, etc. That is, the voltage generating unit
1
gives four types of output voltages VOUT to a semiconductor device at the receiver in response to the output data D
1
and D
0
.
The respective voltage comparing units
2
compare the output voltages VOUT with the reference voltages VREF3.5, VREF2.5 and VREF1.5, respectively, accept the comparison results in synchronization with a clock signal CLK, and output the results as the input results RSL
3
, RSL
2
, and RSL
1
. The reference voltage generating unit
3
generates three types of reference voltages VREF3.5 through VREF1.5 by dividing the resistance. Herein, the reference voltage VREF3.5 is set between voltages V3 and V4, the reference voltage VREF2.5 is set between voltages V2 and V3, and the reference voltage VREF1.5 is set between voltages V1 and V2. That is, the figures at the end of these voltages show the relative values of voltages.
The data restoring units
4
receive the input results RSL
3
through RSL
1
and make any one of the input data IND
3
through IND
0
into a high level in accordance with the logic value of the output data D
1
and D
0
.
FIG. 2
shows the detail of the voltage comparing unit
2
.
The voltage comparing unit
2
includes a differential amplifier
5
, a latching circuit
6
, and an output circuit
7
. The differential amplifier
5
has a current mirror circuit and changes the output node to a high level or low level in accordance with the output voltage VOUT and reference voltages VREF3.5 (or VREF2.5, VREF1.5). The latching circuit
6
accepts an output from the differential amplifier
5
in synchronization with a rise edge of a clock signal CLK. The output circuit
7
outputs data, which are latched by the latching circuit
6
, as the input results RSL
3
(or RSL
2
, RSL
1
).
FIG. 3
shows the detail of the data restoring unit
4
.
In the data restoring unit
4
, inverted logic of the input result RSL
3
is outputted as input data IND
3
, inverted logic of the input result RSL
2
is outputted as input data IND
2
when the input result RSL
3
is at a high level, and inverted logic of the input result RSL
1
is outputted as input data IND
1
when the input result RSL
2
is at a high level, and the logic, which is the same as the input result RSL
1
, is outputted as input data IND
0
. As a result, for example, when both output data D
1
and D
0
are at a high level (“3” in the binary code), only the input data IND
3
is made into a high level, and when the output data D
1
and D
0
are in a low level and high level (“1” in the binary code), respectively, only the input data IND
1
is made into a high level.
As shown above, in the transmitter, any one of the voltages V4 through V1 divided in response to the output data D
1
and D
0
is selected and outputted as an output voltage VOUT. In the receiver, by obtaining the logic value corresponding to the output voltage VOUT, a multiple value (in this case, 2 bits) are transmitted and received.
However, the voltage generator unit
1
of the transmitter selects any one of a plurality of voltages V4 through V1, which are obtained by dividing the resistance, by a switch such as a CMOS transmission gate, etc., in response to the output data D
1
and D
0
. The difference in voltage corresponding to the logic value is small because the voltages are generated by dividing the resistance. Therefore, it was difficult to change the output voltage VOUT to a high rate when switching the CMOS transmission gate, etc. Since the difference in voltage corresponding to the logic value is small, only two-bit of data could be made into a multiple value.
In addition, the voltage range in which the differential amplifier
5
effectively operates is predetermined in the receiver, which makes it difficult to actuate the differential amplifier
5
in all the ranges of the output voltages VOUT. As a result, the differential amplifiers
5
of the voltage comparing units
2
shown in
FIG. 2
have to be designed so as to optimally operate in correspondence with the received output voltage VOUT, respectively.
SUMMARY OF THE INVENTION
It is therefore an object of the invention to provide an input/output interfacing circuit capable of inputting and outputting multiple value data at high speed by a simplified circuit, and a semiconductor device having the input/output interfacing circuit.
According to one of the aspects of the input/output interfacing circuit of the invention, the input/output interfacing circuit includes a current generating unit in the transmitter, and a reference current generating unit, a plurality of current comparing units, and a data restoring unit in the receiver. The current generating unit generates output currents respectively corresponding to each of logic values. The reference current generating unit generates a plurality of reference currents. The current comparing units respectively compare the reference currents with the output current from the transmitter. The data restoring unit restores the logic values in the receiver according to the comparison results from the current comparing units. That is, the current is varied in accordance with each of logic values (for example, data, address, etc.) that are transmitted from the transmitter to the receiver, and the logic value is restored in the receiver accordin
Uchida Toshiya
Yagishita Yoshimasa
Arent Fox Kintner Plotkin & Kahn
Cho James H.
Fujitsu Limited
LandOfFree
Input/output interfacing circuit, input/output interface,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output interfacing circuit, input/output interface,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output interfacing circuit, input/output interface,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3330408