Patent
1995-12-19
1998-10-20
Lee, Thomas C.
39518306, 395832, 395836, 395872, G01R 313185, G06F 1200
Patent
active
058260048
ABSTRACT:
An input/output device in an integrated circuit including a plurality of input buffer units for buffering a data signal provided through each input pin or a test data signal to output it to a core logic, and outputting an inverted test data signal, according to a first test signal; a plurality of output buffer units for selecting and buffering the data signal provided from the core logic or the test data signal, providing the buffered data to each output pin, and outputting an inverted test data signal, according to the first test signal; and a plurality of input/output buffer units for buffering the data signal provided from the core logic or the test data signal to output it to each input/output pin and output an inverted test data signal, and buffering the data signal inputted through each input/output pin to output it to the core logic.
REFERENCES:
patent: 4509119 (1985-04-01), Gumaer et al.
patent: 4639919 (1987-01-01), Chang et al.
patent: 5025205 (1991-06-01), Mydill et al.
patent: 5165066 (1992-11-01), Buraschi
patent: 5524232 (1996-06-01), Hajeer
patent: 5608736 (1997-03-01), Bradford et al.
Niel H.E. Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design, A Systems Perspective", Addison-Wesley Publishing Company, p. 229 (1985).
Lee Thomas C.
LG Semicon Co. Ltd.
Perveen Rehana
LandOfFree
Input/output device with self-test capability in an integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output device with self-test capability in an integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output device with self-test capability in an integrated c will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-255690