Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering
Reexamination Certificate
2006-01-04
2009-12-29
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output data buffering
C710S005000, C710S052000, C711S141000, C711S151000
Reexamination Certificate
active
07640381
ABSTRACT:
An I/O decoupling system comprising an I/O accelerator coupled between a host interface and a channel interface, wherein the I/O accelerator comprises a host manager, a buffer manager a function manager, and a disk buffer. The host manager is coupled to the host interface to receive a request from a connected host computer. The function manager in response to receiving the request allocates the disk buffer and determines a threshold offset for the buffer while coordinating the movement of data to the disk buffer through the channel interface coupled to the disk buffer.
REFERENCES:
patent: 5313585 (1994-05-01), Jeffries et al.
patent: 5513224 (1996-04-01), Holt
patent: 5524268 (1996-06-01), Geldman et al.
patent: 5809560 (1998-09-01), Schneider
patent: 5903283 (1999-05-01), Selwan et al.
patent: 5951658 (1999-09-01), Daray et al.
patent: 5974503 (1999-10-01), Venkatesh et al.
patent: 6119243 (2000-09-01), Garney et al.
patent: 6134625 (2000-10-01), Abramson
patent: 6192428 (2001-02-01), Abramson et al.
patent: 6219728 (2001-04-01), Yin
patent: 6260119 (2001-07-01), Garney et al.
patent: 6330646 (2001-12-01), Clohset et al.
patent: 6351780 (2002-02-01), Ecclesine
patent: 6351783 (2002-02-01), Garney et al.
patent: 6449702 (2002-09-01), Witter et al.
patent: 6484201 (2002-11-01), Garney et al.
patent: 6484235 (2002-11-01), Horst et al.
patent: 6704763 (2004-03-01), Gulick
patent: 6715054 (2004-03-01), Yamamoto
patent: 6760808 (2004-07-01), Peters et al.
patent: 6895003 (2005-05-01), Kobayashi et al.
patent: 6938143 (2005-08-01), Le
patent: 7120113 (2006-10-01), Zhang et al.
patent: 7318090 (2008-01-01), Fairman et al.
patent: 2003/0126380 (2003-07-01), Mastronarde et al.
patent: 2005/0138255 (2005-06-01), Moyer et al.
patent: WO 2005/020062 (2005-03-01), None
patent: WO 2005/020062 (2005-03-01), None
Ding Jian Gang
Liu Hain-Ching
Zhang Ji
Peyton Tammara
Stolowitz Ford Cowger LLP
LandOfFree
Input/output decoupling system method having a cache for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input/output decoupling system method having a cache for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input/output decoupling system method having a cache for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4056341