Input level detection circuit

Details Input level detection circuit Input level detection circuit

1993-10-08

1995-05-23

Callahan, Timothy P.

Electronic digital logic circuitry

Reliability

Fail-safe

326 9, 326 31, 327 76, H03K 19007

Patent

active

054184720

ABSTRACT:
An apparatus for activating a dual-mode logic device is provided. The apparatus monitors a parameter of an input signal of the logic device. If the parameter falls outside of predetermined parametric ranges, the apparatus activates the logic device. In the preferred embodiment, the apparatus resides on the same semiconductor chip as the logic device, and monitors the voltage level of the input signal. If the voltage level falls outside the voltage range which represents a logical HIGH and the voltage range which represents a logical LOW, the apparatus activates the logic device.

REFERENCES:
patent: 4446381 (1984-05-01), Dalrymple
patent: 4473759 (1984-09-01), Mahabadi
patent: 4859872 (1989-08-01), Hyakutake
patent: 4902910 (1990-02-01), Hsieh
patent: 4968902 (1990-11-01), Jackson
patent: 5097147 (1992-03-01), Stuebing et al.
patent: 5214319 (1993-05-01), Abdi

Affiliated with

Also associated with

Rating

Input level detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input level detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input level detection circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2142494