Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2006-10-17
2006-10-17
Hoang, Huan (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S233100, C365S194000, C327S003000
Reexamination Certificate
active
07123524
ABSTRACT:
An input circuit including a first circuit, a second circuit, and a third circuit. The first circuit is configured to receive a first signal and a second signal and to sample the first signal via the second signal and provide signal samples of the first signal. The second circuit is configured to receive a third signal and the signal samples and to update a second circuit output signal via the third signal and provide the updated second circuit output signal. The third circuit is configured to receive a clock signal and the second signal and to provide the third signal. The third circuit is also configured to synchronize edges in the third signal to edges in the second signal and edges in the clock signal.
REFERENCES:
patent: 4924441 (1990-05-01), Inskeep
patent: 5694062 (1997-12-01), Welch et al.
patent: 6052329 (2000-04-01), Nishino et al.
patent: 6240042 (2001-05-01), Li
patent: 6381194 (2002-04-01), Li
patent: 6445642 (2002-09-01), Murakami
patent: 6529993 (2003-03-01), Rogers et al.
patent: 6707723 (2004-03-01), Jeong
patent: 6922367 (2005-07-01), Morzano et al.
Dicke, Billing & Czaja, P.L.L.C.
Hoang Huan
Infineon - Technologies AG
LandOfFree
Input circuit having updated output signal synchronized to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input circuit having updated output signal synchronized to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input circuit having updated output signal synchronized to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3661805