Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-07-19
2005-07-19
Pham, Chi (Department: 2667)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S428000
Reexamination Certificate
active
06920147
ABSTRACT:
A digital traffic switch having DIBOC buffer control has a queue status-based control strategy to limit status traffic on the switch and status buffer requirements. Status messages are transmitted from inputs to outputs when the content status of a logical output queue has changed from “empty” to “not empty”, or vice versa, rather than on a “per cell” request basis. Status messages are transmitted from outputs to inputs when the clearance status of a logical output queue has changed from “not clear to release” to “clear to release”, or vice versa, rather than on a “per cell” grant basis. The status of each logical output queue is monitored at outputs by retaining and updating a single status bit which has a particular binary value when the logical output queue's status is “empty” and the opposite binary value when the logical output queue's status is “not empty”. The status of each logical output queue is monitored at inputs by retaining and updating a single status bit which has a particular binary value when the logical output queue's status is “not clear to release” and the opposite binary value when the logical output queue's status is “clear to release”. Outputs generate (but do not transmit) release grants in a logical order determined by running a grant generation algorithm. Inputs release discrete information units in a logical order determined by running a release algorithm. Status messages for logical output queues are re-transmitted when extra bandwidth is available to remove any inaccurate view of the status of the logical output queues resulting from transmission failures of the original status messages.
REFERENCES:
patent: 5325356 (1994-06-01), Lyles
patent: 5371893 (1994-12-01), Price et al.
patent: 5446738 (1995-08-01), Kim et al.
patent: 5448559 (1995-09-01), Hayter et al.
patent: 5448701 (1995-09-01), Metz, Jr. et al.
patent: 5459455 (1995-10-01), Sato
patent: 5475679 (1995-12-01), Munter
patent: 5511070 (1996-04-01), Lyles
patent: 5550823 (1996-08-01), Irie et al.
patent: 5555264 (1996-09-01), Sallberg et al.
patent: 5768257 (1998-06-01), Khacherian et al.
patent: 5774453 (1998-06-01), Fukano et al.
patent: 5790522 (1998-08-01), Fichou et al.
patent: 5790770 (1998-08-01), McClure et al.
patent: 5864539 (1999-01-01), Yin
patent: 5892766 (1999-04-01), Wicki et al.
patent: 6044061 (2000-03-01), Aybay et al.
patent: 6144635 (2000-11-01), Nakagawa
patent: 6212182 (2001-04-01), McKeown
Chao, Jonathan H., et al., “Abacus Switch Figures ATM I/O,” Design Supercon,'96, Communications Trends, Electronic Engineering Times, pp. 68 and 78, Jan. 15, 1996.
McKeown, N., et al., “High Performance Switching,” Proposal to TI, Nov. 30, 1995.
Hoogenboom Chris L.
Nishimura Michael J.
Wallner John D.
Wilson Michael K.
Alcatel
Hoersten Craig A.
Sewell V. Lawrence
LandOfFree
Input buffering and queue status-based output control for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Input buffering and queue status-based output control for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffering and queue status-based output control for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3405458