Input buffer

Details Input buffer Input buffer

2007-12-21

2010-02-23

Cho, James (Department: 2819)

Electronic digital logic circuitry

Interface

Current driving

C326S087000

Reexamination Certificate

active

07667492

ABSTRACT:
Methods and corresponding systems for buffering an input signal include outputting a first logic value in response to the input signal being below a lower threshold. A second logic value is output in response to the input signal rising above the lower threshold. Thereafter, the second logic value is maintained until the input exceeds a higher threshold and thereafter falls below the higher threshold. In response to the input signal falling below the higher threshold, the first logic value is output, and maintained at the first logic value, until the input falls below the lower threshold and thereafter rises above the lower threshold.

REFERENCES:
patent: 6084456 (2000-07-01), Seol
patent: 6870402 (2005-03-01), Sylvester et al.
patent: 7005910 (2006-02-01), Becker et al.
patent: 7190206 (2007-03-01), Lee et al.
patent: 7256617 (2007-08-01), Ananthanarayanan et al.
patent: 7276935 (2007-10-01), Camarota

Affiliated with

Also associated with

Rating

Input buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Input buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Input buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4177899