Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Patent
1997-01-27
1999-10-26
Butler, Dennis M.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
713501, G06F 104
Patent
active
059745606
ABSTRACT:
An information processing system having an original clock oscillator for delivering at least one original clock signal K defined as a first clock signal and a plurality of information processing units supplied with the original clock signal K, wherein each information processing unit comprises clock generating means for generating at least one second clock signal K.sub.1 which is phase-locked with the original clock signal K and which has a predetermined duty cycle and a logic device whose operation timing is controlled by the second clock signal K.sub.1, and the operation timing of an interface provided between at least one pair of logic devices is synchronously controlled by the clock signal K.sub.1.
REFERENCES:
patent: 3758720 (1973-09-01), Dinn
patent: 3829790 (1974-08-01), Macrander
patent: 3940558 (1976-02-01), Gabbard
patent: 3961269 (1976-06-01), Alvarez
patent: 4079371 (1978-03-01), Shimamura
patent: 4468634 (1984-08-01), Takagi
patent: 4486850 (1984-12-01), Hyatt
patent: 4504745 (1985-03-01), Spence
patent: 4519071 (1985-05-01), Miller
patent: 4521893 (1985-06-01), Bellman
patent: 4590439 (1986-05-01), Goggin
patent: 4630193 (1986-12-01), Kris
patent: 4639856 (1987-01-01), Hristich
patent: 4644498 (1987-02-01), Bedard
patent: 4661721 (1987-04-01), Ushiku
patent: 4673891 (1987-06-01), Remy
patent: 4677394 (1987-06-01), Vollmer
patent: 4680779 (1987-07-01), Wakerly
patent: 4689581 (1987-08-01), Talbot
patent: 4692932 (1987-09-01), Denhez
patent: 4754164 (1988-06-01), Flora
patent: 4761565 (1988-08-01), Kannegundla
patent: 4774686 (1988-09-01), McClary
patent: 4779008 (1988-10-01), Kesssls
patent: 4823262 (1989-04-01), Calle
patent: 4827401 (1989-05-01), Hristich
patent: 4829545 (1989-05-01), Guzik
patent: 4847516 (1989-07-01), Fujita
patent: 4862104 (1989-08-01), Muratani
patent: 4864253 (1989-09-01), Zwack
patent: 4890222 (1989-12-01), Kirk
patent: 4893271 (1990-01-01), Davis
patent: 4906944 (1990-03-01), Frerking
patent: 4958092 (1990-09-01), Tanaka
patent: 5095425 (1992-03-01), Hesse
patent: 5451892 (1995-09-01), Bailey
Deog-Kyoun-Jeong, "Design of PLL-Based Clock Generation Circuits", IEEE Journal of Solid State Circuits, Apr. 1987, vol. SC-22, No. 2, pp. 255-261.
"A Synchronous Approach for Clocking VLSI Systems", IEEE Journal of Solid State Circuits, Feb. 1982, vol. SC-17, No. 1, pp. 51-56.
Bandoh Tadaaki
Hotta Takashi
Iwamura Masahiro
Kato Kazuo
Kurita Kozaburo
Butler Dennis M.
Hitachi , Ltd.
LandOfFree
Information processor and information processing system utilizin does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processor and information processing system utilizin, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processor and information processing system utilizin will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-776698