Electrical computers and digital data processing systems: input/ – Access arbitrating – Centralized arbitrating
Reexamination Certificate
1999-09-28
2002-07-23
Thai, Xuan M. (Department: 2181)
Electrical computers and digital data processing systems: input/
Access arbitrating
Centralized arbitrating
C710S113000, C710S116000
Reexamination Certificate
active
06425037
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a bus arbitration means mounted in various information processors such as a personal computer and work station and more particularly to a means for performing suitable arbitration by improving the bus occupation efficiency when accesses to an I/O device and a storage compete each other.
As a bus installed in various conventional information processors which is a high-speed system bus in view of multi-processor control, for example, the so-called “Future bus+” described in “IEEE Draft Standard P896. 1R/D8.5: Future bus+ Logical Layer Specifications, IEEE Computer Society Press (1991) PP 63-104” has been proposed.
With respect to a high-speed information processor such as a server comprising a personal computer or work station, there are many processors having a structure using a high-speed system bus represented by such Future bus+. To such a system bus, a plurality of modules, for example, a plurality of processors, a processor interface, a main storage, an I/O device, and others are connected. With respect to an I/O device, a constitution that the I/O device is connected to a system bus via a converter for performing protocol conversion of information on the system bus to information on an I/O bus and the I/O bus is often proposed.
Recently, however, in the field of information processors, as the system clock frequency to be supplied to a processor increases suddenly, it is becoming one of the greatest factors for deciding the system performance whether the data access speed to a processor and main storage can be increased in correspondence with high performance of the processor.
In such a system, a constitution that a bus for connecting a processor and main storage and an I/O bus for connecting an I/O device are individually installed via a bus converter (bus adapter), that is, the so-called hierarchy of buses has advanced in view of compatibility with an existing I/O device, multi-line connection, and connection to various I/O devices.
Therefore, it is important to develop a bus control means for performing various conversion processes between buses efficiently. Furthermore, an art of bus control for realizing a higher throughput is, for example, disclosed in Japanese Laid-Open Patent Application Number 5-324544. In these buses, to realize a high throughput, use of a method that a buffer for transaction reception is provided beforehand in the module on the bus slave (hereinafter referred to as just “slave” properly) side without performing handshaking in each cycle and data is continuously written into the buffer installed in the slave on the receiving side after the bus master obtains a bus occupation right has been proposed.
SUMMARY OF THE INVENTION
Conventionally on a system bus provided in various information processors, “memory access” of accessing to a main storage by a processor, “PIO access” of accessing to an I/O device by a processor, and “interprocessor communication” for controlling so as to match cache storage contents are mainly executed frequently.
On the other hand, access to an I/O device is executed at a comparatively low speed, so that a method that a dedicated I/O bus is installed and the I/O bus is hierarchically connected via a bus converter is generally used.. In this case, the I/O bus operates generally at a speed lower than that of the system bus to which the processor and main storage are connected, so that there is a problem imposed that the access to the main storage by the processor and the inter-processor communication are made wait by the PIO access and the bus occupation efficiency reduces.
The following may be considered as a reason for it.
When PIO access is continuously generated from a certain processor or a plurality of processors, an I/O bus connected via a bus converter operates generally at a low speed, so that there is a possibility that the next PIO access is generated from the processor side before the process for access data of the PIO access collected in a buffer (PIO buffer) installed in the bus converter ends. However, if there is no empty area in the PIO buffer, the buffer cannot receive access data for the next PIO access request.
In this case, if the bus system is not structured so that a retry protocol, that is, “since PIO access cannot be received, a request of retry” is issued from the slave side to the master side and further “a transfer instruction which is an object of retry request is executed again after a predetermined time” by the master side, the access request will be lost.
It also can be considered to deal with it by executing control of giving no bus occupation right to a module other than the bus converter by the bus arbiter until an empty area is generated in the PIO buffer. In this case, however, a problem arises that even if access to the main storage and inter-processor communication are requested from a processor other than the processor issuing the PIO access request, they cannot be executed.
Even if the retry protocol is supported by the system bus, many unacceptable retry transfers are generated, so that a problem inevitably arises that the bus occupation efficiency reduces.
As a background of occurrence of such problems, existence of a need for making a multi-processor system cheaper may be cited. Namely, although the multi-processor system is used conventionally in the field of main frames, in an I/O system, a channel connected in a one-to-one correspondence is used instead of a bus.
Recently, however, particularly in the field of personal computers, since many buses sharing one transmission line on a time-shared basis are used so as to reduce the price, such a problem is caused.
In view of the above problems, an object of the present invention is to provide an information processing system comprising a bus connecting a processor and a bus connecting an I/O device hierarchically, wherein the bus occupation efficiency is improved by preventing execution of main storage access and inter-processor information transfer from entering a standby state due to PIO access which is a low-speed process.
More concretely, an object of the present invention is to provided a system for performing arbitration suitably by improving the bus occupation efficiency, a bus arbiter used for it, and an arbitration method when accesses to an I/O device and a storage compete each other.
To solve the above problems and accomplish the object of the present invention, the present invention has the following constitution.
Namely, the system is a system comprising a first bus, a second bus operating by a communication protocol different from that of the first bus, a plurality of modules connected to the first and second buses, a bus conversion means for performing at least protocol conversion of information between the two buses, a bus arbiter for arbitrating a bus occupation right request issued by a bus master, and when the access destination of the bus master is a predetermined module, a storage means for storing data specifying the access up to a predetermined amount, wherein among a plurality of modules connected to the first bus, at least two modules are bus masters having a function for outputting access destination information.
The system is an information processing system wherein when the aforementioned bus arbiter judges that one of the bus masters issues a bus occupation right request when it performs an access operation, the bus arbiter refers to the access destination information and the data storage status of the storage means and decides whether or not to give a bus occupation right to the bus master.
More concretely, the system is a system wherein when a predetermined amount of information is stored in the storage area of the storage means, the bus arbiter refers to the access destination information outputted by the bus master issuing the bus occupation right request and when the bus arbiter judges that the access destination is not the predetermined module where the storage means stores data, the bus arbiter gives a bus occupation right
Adachi Shigemi
Hattori Ryuichi
Kondo Nobukazu
Moriyama Takashi
Nakai Kouichi
Hitachi , Ltd.
Thai Xuan M.
LandOfFree
Information processing system, bus arbiter, and bus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing system, bus arbiter, and bus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing system, bus arbiter, and bus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2858355