Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Patent
1998-03-26
2000-06-13
Heckler, Thomas M.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
713322, G06F 108
Patent
active
060761717
ABSTRACT:
An information processing apparatus includes a CPU, a memory, and a reference signal generator and operates based on a system clock signal generated by the reference signal generator. The apparatus includes a detection unit for detecting a CPU operational state and a clock control unit for controlling frequency of the system clock signal. The detection unit detects a CPU busy ratio as a CPU operational state indicating the load on the CPU. The clock control unit controls the frequency of the system clock so that the detected CPU busy ratio falls within a permissible range of CPA load.
REFERENCES:
patent: 5086387 (1992-02-01), Arroyo et al.
patent: 5560017 (1996-09-01), Barrett et al.
patent: 5761517 (1998-06-01), Durham et al.
patent: 5909585 (1999-06-01), Shinmiya
Heckler Thomas M.
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Information processing apparatus with CPU-load-based clock frequ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus with CPU-load-based clock frequ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus with CPU-load-based clock frequ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2079247