Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-02-22
2009-11-03
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S240000, C712S234000
Reexamination Certificate
active
07613910
ABSTRACT:
The present invention relates to an information processing apparatus predicting a branch destination of a branch instruction using a branch history register to realize effective replacement by enabling an unnecessary entry to be selected as an entry, which is an object of replacement, without using new resources in a full-associative memory device. The invention includes a selector for selecting one entry from all entries of a past branch history memory section if all entries of the past branch history memory section are in use when a branch history about a new branch instruction is registered into the past branch history memory section and a replacing section for registering the branch history about the new branch instruction into one entry selected by said selector, wherein the selector has a first selecting function of selecting one entry based on the branch history held by the past branch history memory section.
REFERENCES:
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5434985 (1995-07-01), Emma et al.
patent: 5752069 (1998-05-01), Roberts et al.
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5848269 (1998-12-01), Hara
patent: 5948100 (1999-09-01), Hsu et al.
patent: 6108775 (2000-08-01), Shiell et al.
patent: 6532534 (2003-03-01), Sunayama et al.
patent: 6640286 (2003-10-01), Kawamoto et al.
patent: 6678638 (2004-01-01), Takamura
patent: 6895498 (2005-05-01), McDonald et al.
patent: 7055023 (2006-05-01), Tago et al.
patent: 7069426 (2006-06-01), Hummel
patent: 2002/1013823 (2002-09-01), Takamura
patent: 2002/0199091 (2002-12-01), Tago et al.
patent: 2004/0003176 (2004-01-01), Yokoi et al.
patent: 2004/0003214 (2004-01-01), Sunayama et al.
patent: 2004/0003218 (2004-01-01), Ukai
patent: 1271308 (2003-01-01), None
patent: 6-67880 (1994-03-01), None
patent: 10-105463 (1998-04-01), None
patent: 2002-140234 (2002-05-01), None
patent: 2002-278752 (2002-09-01), None
patent: 2003-5956 (2003-01-01), None
patent: 2004-38323 (2004-02-01), None
Chris H. Perleberg and Alan Jay Smith, Fellow, IEEE “Branch Target Buffer Design and Optimization”; IEEE Transactions on computers, vol. 42, No. 4, Apr. 1993; pp. 396-412.
Guy, B.M., III; Haggard, R. “High performance branch prediction”; Mar. 31-Apr. 2, 1996 pp. 472-476; IEEE.
Ayose Falcon, Jared Stark, Alex Ramirez, Konrad Lai, Mateo Valero “Prophet/Critic Hybrid Branch Predictoin”; Mar. 2004; ACM SIGARCH Computer Architecture News, vol. 32 Issue 2 Publisher: ACM.
English Abstract of EP 1 271 308 A3 including European Search Report listing thereof (3 pages).
European Search Report mailed Jan. 2, 2008 issued with respect to the corresponding European Patent Application No. 05251180.5 (3 pages).
Japanese Office Action issued on Mar. 3, 2009 in corresponding Japanese Patent Application 2004-286129.
U.S. Appl. No. 11/703,225, filed Feb. 7, 2007, Megumi Yokoi, Fujitsu Limited, Kanagawa, Japan.
Alrobaye Idriss N
Chan Eddie P
Fujitsu Limited
Staas & Halsey , LLP
LandOfFree
Information processing apparatus, method, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus, method, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus, method, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4081380