Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-06-29
2008-08-26
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07418687
ABSTRACT:
An information processing apparatus includes: an input unit; a storing unit configured to store wiring layout information and layer configuration information of a multilayer printed circuit board; a layout displaying unit configured to display a wiring layout drawing based on the wiring layout information; a clipping position specifying unit configured to specify a clipping position on the displayed wiring layout drawing in response to user's operation of the input unit; and a cross section displaying unit configured to display a cross section indicating a cross-sectional structure of the wiring layout of the multilayer printed circuit board along the specified clipping position on the display based on the wiring layout information and the layer configuration information.
REFERENCES:
patent: 5546321 (1996-08-01), Chang et al.
patent: 6557154 (2003-04-01), Harada et al.
patent: 2003/0014725 (2003-01-01), Sato et al.
patent: 2003/0084415 (2003-05-01), Sasaki et al.
patent: 2003-186942 (2003-07-01), None
Ikeda Kazushi
Okano Motochika
Chiang Jack
Kabushiki Kaisha Toshiba
Memula Suresh
Pillsbury Winthrop Shaw & Pittman LLP
LandOfFree
Information processing apparatus and information display method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus and information display method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus and information display method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3999881