Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2006-07-18
2006-07-18
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S103000, C711S154000
Reexamination Certificate
active
07080227
ABSTRACT:
An information processing apparatus for allowing a memory to be added thereto while being powered. The apparatus comprises a processor, a first main memory initially connected, and a connecting switch. The switch connects the processor, the first main memory, and a second main memory to be added. Main memory management information in the first main memory includes the size of memory resources connected to the processor. A storage region in the connecting switch retains information about whether or not the processor is connected to each of the memories. The setup allows the apparatus to use the added memory without having to be restarted.
REFERENCES:
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4860252 (1989-08-01), Sykora
patent: 4926314 (1990-05-01), Dhuey
patent: 5535368 (1996-07-01), Ho et al.
patent: 5550816 (1996-08-01), Hardwick et al.
patent: 5581736 (1996-12-01), Smith
patent: 5664139 (1997-09-01), Spurlock
patent: 5764968 (1998-06-01), Ninomiya
patent: 5852735 (1998-12-01), Urban
patent: 5951658 (1999-09-01), Daray, Jr. et al.
patent: 6134655 (2000-10-01), Davis
patent: 07-182225 (1995-07-01), None
English translation of: Hitachi Personal Computer Flora 1010DI/DM: Your First PC (Manual of Hardware), pp. 107-110.
English translation: Nikkei Electronics, Jun. 2, 1997, pp. 109-112.
Architecture of UNIX Kernel Magic System V, Release No. 4, B, Goodheart et al, published by Prentice Hall, pp. 80-85.
Hitachi Personal Computer Flora 1010DI/DM: Your First PC (Manual on Hardware), pp. 107-110.
Nikkei Electronics, Jun. 2, 1997, pp. 109-112.
“Architecture of UNIX Kernal Magic System V, Release 4”, B. Goodheart et al, published by Prentice Hall, pp. 80-85.
“The Winn L. Rosch Hardware Bible”, published by Samsung America, Inc., pp. 347-356.
“PA-RISC 2.0 Architecture”. Gerry Kane, published by Prentice-Hall, pp. 3-9 to 3-16.
Horikawa Kazuo
Ishii Yasuhiro
Murayama Hideki
Sasaki Daisuke
Yamauchi Masahiko
Hitachi , Ltd.
Mattingly ,Stanger ,Malur & Brundidge, P.C.
Thai Tuan V.
LandOfFree
Information processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Information processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3580621