Information processing apparatus

Details Information processing apparatus Information processing apparatus

2008-04-11

2010-06-01

Dang, Khanh (Department: 2111)

Electrical computers and digital data processing systems: input/

Access arbitrating

Hierarchical or multilevel arbitrating

C710S116000, C710S120000, C710S123000

Reexamination Certificate

active

07730247

ABSTRACT:
A bus of a SoC (system on chip) includes a system arbiter for controlling not only a command arbiter but also a read information arbiter, a write data control circuit, a write complete notice arbiter and the like. A sequential table containing a series of system operations including activation processing and application processing and an operation clock information circuit or the like that becomes effective when a SoC bus region is divided by an operation clock frequency are utilized in assignment of priority of buses of the system arbiter. Thus, the information transfer efficiency of the whole system bus and the information transfer efficiency of every transfer originator can be improved.

REFERENCES:
patent: 5832278 (1998-11-01), Pham
patent: 6119196 (2000-09-01), Muller et al.
patent: 7200699 (2007-04-01), Bose et al.
patent: 7412551 (2008-08-01), Bose et al.
patent: 7512729 (2009-03-01), Bose et al.
patent: 2002/0023186 (2002-02-01), Kim
patent: 2005/0240707 (2005-10-01), Hayashi et al.
patent: 2006/0271715 (2006-11-01), Harris et al.
patent: 2002-278923 (2002-09-01), None

Affiliated with

Also associated with

Rating

Information processing apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Information processing apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Information processing apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4185722