Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-03-01
2011-03-01
Nhu, David (Department: 2895)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S106000, C438S712000, C257SE21170, C257SE21218, C257SE21245, C257SE21278, C257SE21324, C257SE21499
Reexamination Certificate
active
07897503
ABSTRACT:
A device having the capability for electrical, thermal, optical, and fluidic interconnections to various layers. Through-substrate vias in the interconnect device are filled to enable electrical and thermal connection or optionally hermetically sealed relative to other surfaces to enable fluidic or optical connection. Optionally, optical components may be placed within the via region in order to manipulate optical signals. Redistribution of electrical interconnection is accomplished on both top and bottom surfaces of the substrate of the interconnect chip.
REFERENCES:
patent: 5193738 (1993-03-01), Hayes
patent: 6020629 (2000-02-01), Farnworth et al.
patent: 6097087 (2000-08-01), Farnworth et al.
patent: 6107109 (2000-08-01), Akram et al.
patent: 6114187 (2000-09-01), Hayes
patent: 6235554 (2001-05-01), Akram et al.
patent: 6452238 (2002-09-01), Orcutt et al.
patent: 6465281 (2002-10-01), Xu et al.
patent: 6534340 (2003-03-01), Karpman et al.
patent: 6638784 (2003-10-01), Bartlett et al.
patent: 6656768 (2003-12-01), Thomas
patent: 6806557 (2004-10-01), Ding
patent: 6828674 (2004-12-01), Karpman
patent: 6846725 (2005-01-01), Nagarajan et al.
patent: 7019408 (2006-03-01), Bolken et al.
patent: 2002/0089044 (2002-07-01), Simmons et al.
patent: 2002/0090749 (2002-07-01), Simmons
patent: 2002/0113296 (2002-08-01), Cho et al.
patent: 2003/0160021 (2003-08-01), Platt et al.
patent: 2003/0160310 (2003-08-01), Langhorn
patent: 2004/0021210 (2004-02-01), Hosomi
patent: 2004/0088855 (2004-05-01), Akram
patent: 2006/0113653 (2006-06-01), Xiaoqi et al.
patent: 2006/0175696 (2006-08-01), Kim
Anthony, T.R., “forming Electrical Interconnections through Semiconductor Wafers,” J. Appl. Phys., vol. 52, No. 8, Aug. 1981, pp. 5340-5349.
Foster Ron B.
Kelley Matthew W.
Malshe Ajay P.
Dougherty J. Charles
Nhu David
The Board of Trustees of the University of Arkansas
LandOfFree
Infinitely stackable interconnect device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Infinitely stackable interconnect device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Infinitely stackable interconnect device and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2679848