Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Reexamination Certificate
1998-05-26
2001-02-13
Elms, Richard (Department: 2824)
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
C438S710000, C438S913000, C204S192300
Reexamination Certificate
active
06187682
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to semiconductor manufacturing, and more particularly, to performing an insitu argon (Ar) plasma clean on a surface of a substrate just prior to sputtering a surface-critical film on the surface of the substrate.
BACKGROUND OF THE INVENTION
In the integrated circuit (IC) industry, it is important to obtain atomically or near atomically clean substrate surfaces prior to formation of various films over the top of these surfaces. Specifically, various processing steps, such as the formation of silicide layers on semiconductive surfaces, the formation of glue layers between two layers of material on an IC, and the formation of inlaid barrier layers to protect dielectric layers from metallic contaminants within the inlaid interconnect are very sensitive to surface cleanliness. If a sufficiently clean surface is not properly formed before deposition of these types of surface-critical films, contact/via resistance may be too high, poor adhesion between layers of material may result wherein IC reliability is reduced, retarded film formation may occur (e.g., a silicide may never properly form), and/or poor texture and/or grain structure may result in the sputtered film.
In order to attempt to clean a surface of a substrate before film deposition to avoid the above disadvantages, current IC manufacturers use one chamber for substrate surface cleaning and a separate chamber for film sputtering. A wafer is first positioned within the cleaning chamber in order to initiate a cleaning operation of the wafer surface. The wafer is then moved from the cleaning chamber to a deposition chamber to form the required sputter film on the previously-cleaned substrate surface.
However, this two-chamber process is disadvantageous for several reasons. First, any time a wafer is transferred between chambers, even in a cluster tool, there is a tendency for the wafer surface to become contaminated with harmful contaminants such as heavy metals. There is also a tendency for the wafer surface to become oxidized by exposure to an oxidation ambient during the transfer. This oxidation or contamination of the surface can result in all of the disadvantages discussed above (e.g., poor interconnect conductivity, poor film adhesion, etc.). In addition, the maintenance and operation of two separate chambers is expensive and the throughput of wafers through a two-chamber system can be substantially reduced. The increased maintenance and reduced throughput will adversely increase IC manufacturing costs.
In addition to using a two-chamber approach, another known method uses reactive chemical cleans that are insitu with the deposition/sputter process in order to clean the substrate surface before film formation. Typically, the reactive chemistries that are used contain either chlorine (Cl) or fluorine (F). In this insitu chemical surface clean method, the surface that requires cleaning is exposed to Cl or F gas. The Cl or F gas is heated to initiate a chemical reaction with the wafer surface causing a chemical clean, that has no physical cleaning action, over the wafer surface.
A disadvantage with this non-physical chemical clean is that it typically requires higher temperatures in order to enable the required chemical reaction. Higher temperatures are typically disadvantageous in the IC industry since certain semiconductor films and doped junctions are adversely affected by higher temperatures. In addition, the use of reactive chemistries to perform surface cleans may leave residual Cl or F material on various exposed surfaces of the substrate. Residual F material can form undesired compounds (e.g. hydrofluoric acid, HF) which can etch or otherwise damage layers within the IC after their formation. In addition, the presence of residual Cl is disadvantageous since it is very corrosive to metals, and may also form damaging compounds within the IC after its formation and may react with the sputter material itself. Furthermore, the use of an insitu reactive chemistry to form a clean surface increases the cost of the processing chamber. Such a processing chamber must be made more robust to resist the corrosive properties of the reactive chemistries. In addition to necessitating a more expensive chamber, these reactive chemistry processes also increase chamber maintenance costs.
Therefore, a need exists in the industry for a method to form clean surfaces prior to sputtered film formation whereby one or more of reduced via or contact resistance, improved film adhesion, improved film formation, improved film grain structure, reduced process temperature, reduced wafer costs, improved wafer throughput, reduced chamber maintenance, and/or reduced presence of volatile IC residuals (e.g., reduced use of Cl and F) is obtained.
REFERENCES:
patent: 3479269 (1969-11-01), Byrnes et al.
patent: 4585517 (1986-04-01), Stemple
patent: 5041362 (1991-08-01), Douglas
patent: 5207868 (1993-05-01), Shinohara
patent: 5510011 (1996-04-01), Okamura et al.
patent: 5807467 (1998-09-01), Givens et al.
patent: 5849640 (1998-12-01), Hsia et al.
patent: 5990013 (1999-11-01), Berenguer et al.
patent: 5997699 (1999-12-01), Leiphart
patent: 6054331 (2000-04-01), Woo et al.
patent: 5407867 (1995-04-01), None
Denning Dean J.
Fiordalice Robert W.
Garcia Sam S.
Hegde Rama I.
Elms Richard
Motorola Inc.
Pyonin Adam
LandOfFree
Inert plasma gas surface cleaning process performed insitu... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Inert plasma gas surface cleaning process performed insitu..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inert plasma gas surface cleaning process performed insitu... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2610659