Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – For multiple memory modules
Patent
1998-05-06
2000-09-26
Yoo, Do Hyun
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
For multiple memory modules
711168, 711149, 711150, 711167, G06F 1200, G06F 1316
Patent
active
061254215
ABSTRACT:
An independent memory architecture is provided which includes a plurality of multi-line channels each capable of carrying either data or address information to a plurality of independent memory clusters. The channels operate independently to access and store data in separate ones of the memory clusters. The independent operation enables faster and more efficient utilization within a memory device over any prior art memory architecture. Each of the clusters have one or more independently addressable memory banks respectively having a plurality of data storage locations organized into respective arrays with each of the storage locations having a distinct column and row address.
REFERENCES:
patent: 4161040 (1979-07-01), Satoh
patent: 4272832 (1981-06-01), Ito
patent: 4290120 (1981-09-01), Stein
patent: 4361869 (1982-11-01), Johnson et al.
patent: 4697112 (1987-09-01), Ohtani et al.
patent: 4805094 (1989-02-01), Oye et al.
patent: 4833648 (1989-05-01), Scharrer et al.
patent: 4843264 (1989-06-01), Galbraith
patent: 5016106 (1991-05-01), Yong-Je et al.
patent: 5036231 (1991-07-01), Kanbara
patent: 5081575 (1992-01-01), Hiller et al.
patent: 5099452 (1992-03-01), Yamakoshi et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5254883 (1993-10-01), Horowitz et al.
patent: 5261064 (1993-11-01), Wyland
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5282174 (1994-01-01), Little
patent: 5299156 (1994-03-01), Jiang et al.
patent: 5319755 (1994-06-01), Farmwald et al.
patent: 5325053 (1994-06-01), Gasbarro et al.
patent: 5337285 (1994-08-01), Ware et al.
patent: 5355391 (1994-10-01), Horowitz et al.
patent: 5357195 (1994-10-01), Gasbarro et al.
patent: 5388237 (1995-02-01), Sodos
patent: 5390308 (1995-02-01), Ware et al.
patent: 5408129 (1995-04-01), Farmwald et al.
patent: 5422529 (1995-06-01), Lee
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5434818 (1995-07-01), Byers et al.
patent: 5440523 (1995-08-01), Joffe
patent: 5452436 (1995-09-01), Arai et al.
patent: 5473575 (1995-12-01), Farmwald et al.
patent: 5481496 (1996-01-01), Kobayashi et al.
patent: 5485490 (1996-01-01), Leung et al.
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5513327 (1996-04-01), Farmwald et al.
patent: 5542067 (1996-07-01), Chappell et al.
patent: 5590287 (1996-12-01), Zeller et al.
Hitachi Micro Systems Inc.
Namazi Mehdi
Yoo Do Hyun
LandOfFree
Independent multichannel memory architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Independent multichannel memory architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Independent multichannel memory architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2109087