Independent link and bank selection

Details Independent link and bank selection Independent link and bank selection

2006-12-22

2010-06-29

Nguyen, Hiep T (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

Reexamination Certificate

active

07747833

ABSTRACT:
Provided is a memory system that has a plurality of memory banks and a plurality of link controllers. For each memory bank, there is first switching logic for receiving output for each link controller, and for passing on the output of only one of the link controllers to the memory bank. For each link controller, there is second switching logic for receiving an output of each memory bank, and for passing on the output of only one of the memory banks to the link controller. According to an embodiment of the invention, there is switch controller logic for controlling operation of both the first switching logic and the second switching logic to prevent simultaneous or overlapping access by multiple link controllers to the same memory bank, and for preventing simultaneous or overlapping access to multiple banks by the same link controller.

REFERENCES:
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4617566 (1986-10-01), Diamond
patent: 4714536 (1987-12-01), Misunas et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4796231 (1989-01-01), Pinkham
patent: 4899316 (1990-02-01), Nagami
patent: 5038299 (1991-08-01), Maeda
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5132635 (1992-07-01), Kennedy
patent: 5136292 (1992-08-01), Ishida
patent: 5175819 (1992-12-01), Le Ngoc et al.
patent: 5204669 (1993-04-01), Dorfe et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5280539 (1994-01-01), Yeom et al.
patent: 5319598 (1994-06-01), Aralis et al.
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5386511 (1995-01-01), Murata et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5440694 (1995-08-01), Nakajima
patent: 5452259 (1995-09-01), McLaury
patent: 5473563 (1995-12-01), Suh et al.
patent: 5473566 (1995-12-01), Rao
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5475854 (1995-12-01), Thomsen et al.
patent: 5596724 (1997-01-01), Mullins et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5636342 (1997-06-01), Jeffries
patent: 5671178 (1997-09-01), Park et al.
patent: 5721840 (1998-02-01), Soga
patent: 5729683 (1998-03-01), Le et al.
patent: 5740379 (1998-04-01), Hartwig
patent: 5761146 (1998-06-01), Yoo et al.
patent: 5771199 (1998-06-01), Lee
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5802006 (1998-09-01), Ohta
patent: 5802399 (1998-09-01), Yumoto et al.
patent: 5806070 (1998-09-01), Norman et al.
patent: 5818785 (1998-10-01), Ohshima
patent: 5828899 (1998-10-01), Richard et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5859809 (1999-01-01), Kim
patent: 5872994 (1999-02-01), Akiyama et al.
patent: 5896400 (1999-04-01), Roohparvar et al.
patent: 5900021 (1999-05-01), Tiede et al.
patent: 5937425 (1999-08-01), Ban
patent: 5941974 (1999-08-01), Babin
patent: 5959930 (1999-09-01), Sakurai
patent: 5995417 (1999-11-01), Chen et al.
patent: 6002638 (1999-12-01), John
patent: 6016270 (2000-01-01), Thummalapally et al.
patent: 6085290 (2000-07-01), Smith et al.
patent: 6091660 (2000-07-01), Sasaki et al.
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148363 (2000-11-01), Lofgren et al.
patent: 6148364 (2000-11-01), Srinivasan et al.
patent: 6178135 (2001-01-01), Kang
patent: 6216178 (2001-04-01), Stracovsky et al.
patent: 6282505 (2001-08-01), Hanawa et al.
patent: 6304921 (2001-10-01), Rooke
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6317812 (2001-11-01), Lofgren et al.
patent: 6356487 (2002-03-01), Merritt
patent: 6438064 (2002-08-01), Ooishi
patent: 6442098 (2002-08-01), Kengeri
patent: 6453365 (2002-09-01), Habot
patent: 6642986 (2002-10-01), Khan
patent: 6535948 (2003-03-01), Wheeler et al.
patent: 6584303 (2003-06-01), Kingswood et al.
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6611466 (2003-08-01), Lee et al.
patent: 6658509 (2003-12-01), Bonella et al.
patent: 6658582 (2003-12-01), Han
patent: 6680904 (2004-01-01), Kaplan et al.
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6732221 (2004-05-01), Ban
patent: 6754807 (2004-06-01), Parthasarathy et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6816933 (2004-11-01), Andreas
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6853557 (2005-02-01), Haba et al.
patent: 6853573 (2005-02-01), Kim et al.
patent: 6906978 (2005-06-01), Elzur et al.
patent: 6914901 (2005-07-01), Hann et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 6967874 (2005-11-01), Hosono
patent: 6996644 (2006-02-01), Schoch et al.
patent: 7031221 (2006-04-01), Mooney et al.
patent: 7073022 (2006-07-01), El-Batal et al.
patent: 7130958 (2006-10-01), Chou et al.
patent: 2002/0188781 (2002-12-01), Schoch et al.
patent: 2003/0221061 (2003-11-01), El-Batal et al.
patent: 2004/0001380 (2004-01-01), Becca et al.
patent: 2004/0019736 (2004-01-01), Kim et al.
patent: 2004/0024960 (2004-02-01), King et al.
patent: 2004/0039854 (2004-02-01), Estakhri et al.
patent: 2004/0148482 (2004-07-01), Grundy et al.
patent: 2004/0199721 (2004-10-01), Chen
patent: 2004/0230738 (2004-11-01), Lim et al.
patent: 2005/0160218 (2005-07-01), See et al.
patent: 2005/0166066 (2005-07-01), Talbot et al.
patent: 2005/0213421 (2005-09-01), Polizzi et al.
patent: 2005/0273539 (2005-12-01), Yamamoto
patent: 2006/0050594 (2006-03-01), Park
patent: 2006/0198202 (2006-09-01), Erez
patent: 1267269 (2002-12-01), None
patent: 1457993 (2004-09-01), None
patent: 2005025473 (2005-01-01), None
patent: WO 01/69411 (2001-09-01), None
patent: 2005069150 (2005-07-01), None
Samsung Electronics Co. Ltd, “256M × 8 Bit / 128 M × 16 Bit / 512M × 8 Bit NAND Flash Memory”, K9K4G08U1M, May 6, 2005, pp. 1-41.
Toshiba, “2GBIT (256M × 8 Bits) CMOS NAND E2PROM”, TH58NVG1S3AFT05, May 19, 2003, pp. 1-32.
Amtel Corp., “High Speed Small Sectored SPI Flash Memory”, pp. 1-22, 2006.
64 Megabit CMOS 3.0 Volt Flash Memory with 50MHz SPI.
King, et al., “Communicating with Daisy Chained MCP42XXX Digital Potentiometers”, Microchip AN747, pp. 1-8, 2001.
Intel Corporation, “Intel® Advanced+ Boot Block Flash Memory (C3)”, May 2005, pp. 1-72.
M-Systems Flash Disk Pioneers Ltd., “DiskOnChip H1 4Gb (512MByte) and 8Gb (1 GByte) High Capacity Flash Disk with NAND and ×2 Technology”, Data Sheet, Rev. 0.5 (Preliminary), pp. 1-66, 2005.
Tal, A., “Guidelines for Integrating DiskOnChip in a Host System”, AP-DOC-1004, Rev. 1.0, M-Systems Flash Pioneers Ltd., pp. 1-15, 2004.
Samsung Electronics Co. Ltd, OneNAND4G(KFW4G16Q2M-DEB6), OneNAND2G(KFH2G16Q2M-DEB6), OneNAND1G(KFW1G16Q2M-DEB6) Flash Memory, OneNAND™ Specification Ver. 1.2, pp. 1-125, Dec. 23, 2005.
Kennedy, J., et al., “A 2Gb/s Point-to-Point Heterogeneous Voltage Capable DRAM Interface for Capacity-Scalable Memory Subsystems”, ISSCC 2004/Session 1/DRAM/11.8, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004, vol. 1, pp. 214-523.
Kim, Jae-Kwan, et al., “A 3.6Gb/s/pin Simultaneous Bidirectional (SBD) I/O Interface for High-Speed DRAM”, ISSCC 2004/Session 22/DSL and Multi-Gb/s I/O 22.7, IEEE International Solid-State Circuits Conference Feb. 15-19, 2004, vol. 1, pp. 414-415.
“HyperTransport TM I/O Link Specification”, Revision 2.00, Document No. HTC20031217-0036-00, Hypertransport Technology Consortium, pp. 1-325, 2001.
“IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)”, IEEE Std. 1596.4-1996, The Institute of Electrical Electronics Engineers, Inc., pp. i-91, (Mar. 1996).
Oshima, et al., “High-Speed Memory Architectures for Multimedia Applications”, Circuits & Devices, IEEE 8755-3996/97, pp. 8-13, Jan. 1997.
Gjessing, S., et al., “RamLink: A High-Bandwidth Point-to-Point Memory Architecture”, Proc

Affiliated with

Also associated with

Rating

Independent link and bank selection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Independent link and bank selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Independent link and bank selection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4229239