Independent gate control logic circuitry

Details Independent gate control logic circuitry Independent gate control logic circuitry

2007-09-04

2007-09-04

Barnie, Rexford (Department: 2819)

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

C326S093000, C326S095000, C326S096000, C326S098000, C326S112000, C327S208000, C327S210000, C327S211000, C327S212000, C327S224000, C327S225000

Reexamination Certificate

active

11168717

ABSTRACT:
A dynamic logic gate has a dynamic node pre-charged in response to a pre-charge phase of a clock signal and a logic tree with a plurality of logic inputs for evaluating the dynamic node during an evaluate phase of the clock signal in response to a Boolean combination of the logic inputs. The logic tree has a stacked configuration with at least one multi-gate FEAT device for coupling an intermediate node of the logic tree to the dynamic node in response to a first logic input of the plurality of logic inputs or in response to the pre-charge phase of the clock signal. The multi-gate FEAT device has one gate coupled to the first logic input and a second gate coupled to a complement of the clock signal used to pre-charge the dynamic node.

REFERENCES:
patent: 5831451 (1998-11-01), Bosshart
patent: 6255854 (2001-07-01), Houston
patent: 6522171 (2003-02-01), Hanson et al.
patent: 6580293 (2003-06-01), Bernstein et al.
patent: 6650145 (2003-11-01), Ngo et al.
patent: 6952118 (2005-10-01), Jamshidi et al.
patent: 6989706 (2006-01-01), Sekigawa et al.
patent: 7112997 (2006-09-01), Liang et al.
patent: 2003/0067017 (2003-04-01), Leong et al.
patent: 2003/0141899 (2003-07-01), Tzartzanis et al.
patent: 2004/0008056 (2004-01-01), Kursun et al.
patent: 2004/0095161 (2004-05-01), Campbell
patent: 2006/0214695 (2006-09-01), Lih et al.
Alvandpour, et al. “A Conditional Keeper Technique for Sub-0.13 nm Wide Dynamic Gates,”Microprocessor Research Labs, Intel Corporation, 2001, pp. 29, 30, no month.
Chiang, Meng-Hsueh et al. “Novel High-Density Low-Power High-Performance Double-Gate Logic Techniques,”IBM T.J. Watson Research Center, 2004, pp. 122, 123, no month.
Kim, C.H., et al. “A Process Variation Compensating Technique for Sub-90 nm Dynamic Circuits,”Dept. of ECE, Purdue University and Circuit Research, Intel Labs, 2003, pp. 205, 206, no month.

Affiliated with

Also associated with

Rating

Independent gate control logic circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Independent gate control logic circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Independent gate control logic circuitry will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3757588