Electrical computers and digital processing systems: memory – Storage accessing and control – Memory configuring
Reexamination Certificate
2006-06-20
2006-06-20
Chace, Christian P. (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Memory configuring
C711S129000, C711S135000, C711S156000, C711S171000, C709S215000, C710S056000, C710S057000
Reexamination Certificate
active
07065628
ABSTRACT:
Memory access efficiency for packet applications may be improved by transferring full partitions of data. The number of full partitions written to external memory may be increased by temporarily storing packets using on-chip memory that is on a chip with the processor. Before writing packets to external memory, packets of length smaller than the external memory partition size may be temporarily stored in the on-chip memory until an amount corresponding to a full or nearly full partition has been collected, at which point the data can be efficiently written to an external memory partition.
REFERENCES:
patent: 5920561 (1999-07-01), Daniel et al.
patent: 6347097 (2002-02-01), Deng
patent: 6539024 (2003-03-01), Janoska et al.
patent: 2002/0112102 (2002-08-01), Tarui et al.
patent: 2004/0131055 (2004-07-01), Calderon et al.
patent: 0 498 201 (1992-08-01), None
patent: WO 00/72530 (2000-11-01), None
Caia Jean-Michel
Calderon Juan-Carlos
Huang Anguo T.
Joshi Vivek
Ling Jing
Chace Christian P.
Fish & Richardson P.C.
Intel Corporation
LandOfFree
Increasing memory access efficiency for packet applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Increasing memory access efficiency for packet applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Increasing memory access efficiency for packet applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3682528