Inbound packet placement in host memory

Details Inbound packet placement in host memory Inbound packet placement in host memory

2007-10-16

2007-10-16

Sparks, Donald (Department: 2181)

Electrical computers and digital data processing systems: input/

Input/output data processing

Input/output data buffering

C710S057000

Reexamination Certificate

active

10806507

ABSTRACT:
Provided is a method, system, and article of manufacture for inbound packet placement in host memory. A first packet for a buffer in memory is received and a descriptor is generated indicating a length of the first packet and a buffer address of the buffer. At least one subsequent packet following the first packet capable of fitting in the buffer with the first packet is received and a descriptor is generated for each received subsequent packet. The first packet and the at least one subsequent packet capable of fitting into the buffer are transferred to the buffer. The descriptors of the first packet and the at least one subsequent packet written to the buffer are added to a descriptor array.

REFERENCES:
patent: 5751951 (1998-05-01), Osborne et al.
patent: 6067300 (2000-05-01), Baumert et al.
patent: 6105024 (2000-08-01), Graefe et al.
patent: 6151644 (2000-11-01), Wu
patent: 6724767 (2004-04-01), Chong et al.
patent: 2005/0135356 (2005-06-01), Muthukrishnan et al.
Braden, R. (Ed.), “Requirements for Internet Hosts- Communication Layers”,Network Working Group, RFC 1122, Oct. 1989, pp. 1-116.
Foong, A.P., T.R. Huff, H.H. Hum, J.P. Patwardhan, & G.J. Regnier, “TCP Performance Re-Visited”, Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), Mar. 2003.
IEEE, Inc., “IEEE Std. 802.3”, Section One, 2002, pp. i-xxiii, 1-32 & 83-99 (Chs. 1 & 5).
Intel Corporation, “IA-32 Intel Architecture Software Developer's Manual”, vol. 3: System Programming Guide, Order No. 253668-016, Jun. 2005, pp. i-xxvii, 2-1-2-30, 3-1-3-48, 10-1-10-44 (Chs. 2, 3, & 10).
Intel Corporation,“Intel Itanium 2 Processor Reference Manual For Software Development and Optimization”, Order No. 251110-003, May 2004, pp. 1-12, 17-24, & 45-62 (Chs. 2 & 6).
Socolofsky, T. & C. Kale, “A TCP/IP Tutorial”,Network Working Group, RCF 1180, Jan. 1991, pp. 1-28.

Affiliated with

Also associated with

Rating

Inbound packet placement in host memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Inbound packet placement in host memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Inbound packet placement in host memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3895674