Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Patent
1996-04-01
1998-12-15
Chang, Ceila
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
438706, 438707, 438710, 438711, 438712, 438715, 216 63, 216 67, 216 70, 216 97, H01L 21306
Patent
active
058496408
ABSTRACT:
A method is disclosed for improved planarization and deposition of intermetal dielectric layers in semiconductor substrates. More specifically, the method involves the performance of specific process steps in-situ. That is, unlike in prior art, starting with cured spin-on-glass (SOG), the steps of SOG etchback and deposition of the intermetal dielectric PECVD, all take place sequentially in the same chamber and without a vacuum break. If not in the same chamber, then in the same load lock system. In this manner, it is shown that no longer does the SOG layer delaminate from the oxide layer. Furthermore, because the system is not exposed to moisture due to the absence of vacuum break, there is no adverse reaction when metal is deposited into the via holes. It is also shown that the behavior of SOG can be further improved when it is subjected to, after etchback, to argon sputter treatment, and/or oxygen plasma treatment in-situ, that is, without a vacuum break from the time the SOG etchback is performed to the time of depositing the next layer of PECVD oxide over the planarized surface. As a by-product of the steps enumerated above, the disclosed method also reduces the contact resistance of metal interfaces in via holes.
REFERENCES:
patent: 4681653 (1987-07-01), Purdes
patent: 5364818 (1994-11-01), Ovellet
patent: 5413940 (1995-05-01), Lin et al.
patent: 5447613 (1995-09-01), Quellet
patent: 5534731 (1996-07-01), Cheung
patent: 5679211 (1997-10-01), Huang
S. Wolf, "Silicon Processing for the VLSI Era-vol. 2", Lattice Press, Sunset Beach, CA, p. 233 (1990).
Horne, D. "Microcircuit production technology" Adam Hilger ltd., pp. 89-90, 1986.
Hsia Shaw-Tzeng
Lee Ching-Ying
Liao Chih-Cheng
Ackerman Stephen B.
Chang Ceila
Saile George O.
Vanguard International Semiconductor Corporation
LandOfFree
In-situ SOG etchback and deposition for IMD process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In-situ SOG etchback and deposition for IMD process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-situ SOG etchback and deposition for IMD process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1457465