In-line cache using nonvolatile memory between host and disk...

Details In-line cache using nonvolatile memory between host and disk... In-line cache using nonvolatile memory between host and disk...

2005-11-04

2009-12-15

Tsai, Henry W. H. (Department: 2184)

Electrical computers and digital data processing systems: input/

Input/output data processing

C710S052000, C710S105000, C711S113000, C711S118000, C711S202000, C713S193000, C713S320000, C713S340000

Reexamination Certificate

active

07634585

ABSTRACT:
A memory module is interposed between a host and a disk drive. The memory module includes a solid-state nonvolatile memory used for caching data sent by the host for storage in the disk drive. Caching takes place under the control of a memory controller in the memory module and may be transparent to the host. The disk drive may remain spun-down when data is cached, saving power. The destination for host data may be determined based on desired speed, power consumption and expected need for that data. A host may send specific commands to the memory module to enable additional functions.

REFERENCES:
patent: 5021983 (1991-06-01), Nguyen et al.
patent: 5043940 (1991-08-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200959 (1993-04-01), Gross et al.
patent: 5270979 (1993-12-01), Harari et al.
patent: 5315541 (1994-05-01), Harari et al.
patent: 5428621 (1995-06-01), Mehrotra et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5532962 (1996-07-01), Auclair et al.
patent: 5542066 (1996-07-01), Mattson et al.
patent: 5566315 (1996-10-01), Milillo et al.
patent: 5586291 (1996-12-01), Lasker et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5636355 (1997-06-01), Ramakrishnan et al.
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5926834 (1999-07-01), Carlson et al.
patent: 5930167 (1999-07-01), Lee et al.
patent: 6016530 (2000-01-01), Auclair et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6594731 (2003-07-01), Hertwig et al.
patent: 6725342 (2004-04-01), Coulson
patent: 6763424 (2004-07-01), Conley
patent: 7012835 (2006-03-01), Gonzalez et al.
patent: 7139864 (2006-11-01), Bennett et al.
patent: 2002/0083264 (2002-06-01), Coulson
patent: 2003/0084245 (2003-05-01), Tanaka et al.
patent: 2003/0109093 (2003-06-01), Harari et al.
patent: 2003/0135674 (2003-07-01), Mason et al.
patent: 2004/0012998 (2004-01-01), Chien et al.
patent: 2004/0039932 (2004-02-01), Elazar et al.
patent: 2004/0162950 (2004-08-01), Coulson
patent: 2004/0174631 (2004-09-01), Tanaka et al.
patent: 2004/0225835 (2004-11-01), Coulson
patent: 2005/0003616 (2005-01-01), Lutze et al.
patent: 2005/0071561 (2005-03-01), Olsen et al.
patent: 2005/0138551 (2005-06-01), Elazar et al.
patent: 2005/0172074 (2005-08-01), Sinclair
patent: 2006/0010500 (2006-01-01), Elazar et al.
patent: 2006/0018484 (2006-01-01), Yoshihiro et al.
patent: 2006/0146373 (2006-07-01), Corrion
patent: 2006/0184717 (2006-08-01), Rothman et al.
patent: 2006/0184718 (2006-08-01), Sinclair et al.
patent: 2006/0184719 (2006-08-01), Sinclair
patent: 2006/0184720 (2006-08-01), Sinclair et al.
patent: 2006/0248387 (2006-11-01), Nicholson et al.
patent: 2007/0033362 (2007-02-01), Sinclair
patent: 2007/0106842 (2007-05-01), Conley et al.
patent: 0702305 (1996-03-01), None
patent: 0564699 (1998-12-01), None
patent: 0978040 (2004-05-01), None
patent: 6236241 (1994-08-01), None
patent: 6314177 (1994-11-01), None
patent: WO 0201365 (2002-01-01), None
patent: WO 2007/056669 (2007-07-01), None
Daniel Elmhurst and Matthew Goldman, A 1.8-V 128-Mb 125-MHz Multilevel Cell Flash Memory With Flexible Read While Write, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003.
U.S. Appl. No. 60/705,388, filed Aug. 3, 2005, Sinclair.
European Patent Office/International Searching Authority, “Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration”, mailed in corresponding International Application No. PCT/US/2006/060490 (published as WO 2007/056669 A2) on Jul. 31, 2007, 20 pages.
Jim Handy, “The Cache Memory Book”, Academic Press, 2ndEdition, 1998, pp. 7-8.
John L. Hennessy et al., Computer Architecture, A Quantitative Approach, Morgan Kaufmann Publishers, 3rdEdition, 2003, pp. 682-683, 690-691.
USPTO, Office Action, mailed Oct. 19, 2007 in related U.S. Appl. No. 11/267,444, 14 pages.
USPTO, Final Office Action, mailed May 27, 2008 in related U.S. Appl. No. 11/267,444, 22 pages.

Affiliated with

Also associated with

Rating

In-line cache using nonvolatile memory between host and disk... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with In-line cache using nonvolatile memory between host and disk..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-line cache using nonvolatile memory between host and disk... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4066886