Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
1999-11-17
2001-05-01
Elms, Richard (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185220, C365S226000
Reexamination Certificate
active
06226200
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to non-volatile memory systems and, more particularly, to a memory system including an in-circuit or on-chip technique to measure threshold voltages of bit cells in the non-volatile memory system.
2. Description of the Related Art
Measurement of threshold voltages of bit cells in NVM systems has typically included using external production test platforms and, for example, measuring the current/voltage characteristics of bit cells in flash memory by sweeping an input voltage and measuring bit cell voltage on a pin. Another method for measurement of threshold voltages of bit cells in NVM systems includes using external production test platforms and, for example, measuring the current/voltage characteristics of bit cells and comparing the bit cell current/voltage characteristics against an internal reference by sweeping an input voltage and reading a digital data output. A disadvantage of both prior methods is that the test platform must be able to sweep a precisely controlled input voltage and, in the case of the first method, measure small bit cell currents.
Typical measurement of current Flash EEPROM array threshold voltage distributions require complicated external voltage and timing control to collect using existing production test platforms. For example, existing production test platforms require synchronization of devices under test, complex control codes, and intelligent test platforms, resulting in long test times and are not suitable for highly parallelized test environments due to the high pin count of the devices under test. Also, in existing production test platforms high precision power supplies are required. Other issues to consider in testing microcontrollers with embedded non-volatile memory (NVM) on a single site tester include decrease data retention and worse gate/drain stress results after program/erase cycling and identification of latent program/erase endurance failures for parts with high endurance specifications.
Conventional testing of microcontrollers with embedded NVM on a single site tester has shown that up to 90% of the total test cost is used just on the flash module. With embedded NVM memory sizes reaching 500 Kbyte and even 1 Mbyte, better and more cost effective methods are needed to test the flash in order to decrease cycle time and reduce costs, while maintaining quality and reliability.
The present invention provides an on-chip digitally controllable precision voltage source to sweep the control gates of the array of bit cells and compare the bit cell current/voltage characteristics against an internal reference. The present invention is self-contained and suitable for self test in highly parallel environments and improves the throughput by eliminating the overhead of the platform tester/device under test handshaking.
SUMMARY OF THE INVENTION
The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.
According to the present invention, an apparatus and method are described for operating a non-volatile memory including an array of bit cells. A selection is made between an operational power supply and a test power supply, the test power supply being on-chip programmable. The non-volatile memory is operated in a operational mode if the operational power supply is selected, and in a test mode if the test power supply is selected.
In a first embodiment of the present invention, the non-volatile memory is operated in the test mode and a threshold voltage distribution in the non-volatile memory is measured over a range of voltage values from a first voltage value to a last voltage value. In another embodiment of the present invention operating the non-volatile memory in the test mode includes early detection of an imminent failure of the non-volatile memory. In still another embodiment of the present invention operating the non-volatile memory in the test mode includes stress testing the non-volatile memory
A further understanding of the nature and advantages of the present invention may be realized by reference to the remaining portions of the specification and the drawings.
REFERENCES:
patent: 4528505 (1985-07-01), Peterson
patent: 4922184 (1990-05-01), Rosenstein et al.
patent: 5039941 (1991-08-01), Castro
patent: 5142496 (1992-08-01), Van Buskirk
patent: 5253206 (1993-10-01), Tanaka et al.
patent: 5315167 (1994-05-01), Chan et al.
patent: 5371712 (1994-12-01), Oguchi et al.
patent: 5420822 (1995-05-01), Kato et al.
patent: 5553021 (1996-09-01), Kubono et al.
patent: 5566110 (1996-10-01), Soenen et al.
patent: 5576994 (1996-11-01), Kato et al.
patent: 5625591 (1997-04-01), Kato et al.
patent: 5636168 (1997-06-01), Oyama
patent: 5732022 (1998-03-01), Kato et al.
patent: 5757816 (1998-05-01), Al-Assadi et al.
patent: 5835429 (1998-11-01), Schwartz
patent: 5867719 (1999-02-01), Harris, II et al.
patent: 5901103 (1999-05-01), Harris, II et al.
patent: 6091642 (2000-07-01), Pasotti et al.
Chrudimsky David William
Eguchi Richard Kazuki
Jew Thomas
Braquet Tsirigotis M. Kathryn
Clingan, Jr. James L.
Elms Richard
Motorola Inc.
Nguyen Vanthu
LandOfFree
In-circuit memory array bit cell threshold voltage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with In-circuit memory array bit cell threshold voltage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-circuit memory array bit cell threshold voltage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2483178