Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-05-08
2007-05-08
Kebede, Brook (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S648000, C438S650000, C257SE21585, C977S701000, C977S720000, C977S721000
Reexamination Certificate
active
11208624
ABSTRACT:
The present invention first obtains a nano-metal line by an e-beam lithography and an electroless plating, and imprints the line into a material with low-K to obtain a damascene metal line with low cost and high throughput, as a future solution for a metallization process for a general low-K metal damascene structure through CMP.
REFERENCES:
patent: 2003/0071016 (2003-04-01), Shih et al.
patent: 2004/0250945 (2004-12-01), Zheng et al.
Chen Jiann Heng
Hsu Yung Jen
Huang Fon Shan
Liu Jen Fu
Kebede Brook
National Tsing Hua University
LandOfFree
Imprinting-damascene process for metal interconnection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Imprinting-damascene process for metal interconnection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Imprinting-damascene process for metal interconnection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3768536