Electrical computers and digital data processing systems: input/ – Intrasystem connection – System configuring
Reexamination Certificate
2005-01-24
2009-11-03
Knoll, Clifford H (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
System configuring
C716S030000, C712S033000
Reexamination Certificate
active
07613858
ABSTRACT:
Methods and apparatus are provided for efficiently implementing signal processing cores as application specific processors. A signal processing core, such as a Fast Fourier Transform (FFT) core or a Finite Impulse Response (FIR) core includes a data path and a control path. A control path is implemented using processor components to increase resource efficiency. Both the data path and the control path can be implemented using function units that are selected, parameterized, and interconnected. A variety of signal processing algorithms can be implemented on the same application specific processor.
REFERENCES:
patent: 5751592 (1998-05-01), Takai et al.
patent: 6408428 (2002-06-01), Schlansker et al.
patent: 6425116 (2002-07-01), Duboc et al.
patent: 6581187 (2003-06-01), Gupta et al.
patent: 6651222 (2003-11-01), Gupta et al.
patent: 6708144 (2004-03-01), Merryman et al.
patent: 6728939 (2004-04-01), Johannsen
patent: 6829754 (2004-12-01), Yu et al.
patent: 6907592 (2005-06-01), Dante
patent: 6971066 (2005-11-01), Schultz et al.
patent: 7117015 (2006-10-01), Scheinert et al.
patent: 7290244 (2007-10-01), Peck et al.
patent: 7409533 (2008-08-01), Jones
patent: 2002/0055947 (2002-05-01), Schultz et al.
patent: 2002/0194236 (2002-12-01), Morris
patent: 2004/0204097 (2004-10-01), Scheinert et al.
patent: 2005/0068943 (2005-03-01), Scheinert
patent: 2007/0054668 (2007-03-01), Scheinert et al.
“A DSP-controlled PWM generator using field programmable gate array” by Arbit et al. (abstract only) Publication Date: Sep. 6-7, 2004.
“Macrocell/microcell selection schemes based on a new velocity estimation in multitier cellular system” by Chung et al. (abstract only), Publication Date: Sep. 2002.
Warren Webb, “EPIC Computer Features GPS, data Acquisition, and Expansion”, www.edn.com, Jul. 22, 2004, pp. 11-16.
Kevin Morris “FPGA and Programmable Logic, Catapult C”, FPGA and Programmable Logic Journal, Jun. 1, 2004.
Gabe Moretti, Mentor Graphics Corp., “C Tool Provides Algorithmic Synthesis” EDN Jun. 1, 2004.
Jackson et al, “Methods And Apparatus For Implementing Application Specific Processors”, U.S. Appl. No. 11/040,152, filed Jan. 20, 2005.
Final Office Action Mailed Aug. 13, 2007, U.S. Appl. No. 11/040,152.
Hettiaratchi Sambuddhi
Jackson Robert
Altera Corporation
Knoll Clifford H
Weaver Austin Villeneuve & Sampson LLP
LandOfFree
Implementing signal processing cores as application specific... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementing signal processing cores as application specific..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing signal processing cores as application specific... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070858