Implementing enhanced SRAM read performance sort ring...

Static information storage and retrieval – Systems using particular element – Flip-flop

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S190000

Reexamination Certificate

active

07609542

ABSTRACT:
A method and apparatus including a static random access memory (SRAM) cell implement an enhanced SRAM read performance sort ring oscillator (PSRO), and a design structure on which the subject circuit resides is provided. A pair of parallel reverse polarity connected inverters defines a static latch or cross-coupled memory cell. The SRAM cell includes independent left and right wordlines providing a respective gate input to a pair of access transistors used to access to the memory cell. The SRAM cell includes a voltage supply connection to one side of the static latch. For example, a complement side of the static latch is connected to the voltage supply. A plurality of the SRAM cells is assembled together to form a SRAM base block. A plurality of the SRAM base blocks is connected together to form the SRAM read PSRO.

REFERENCES:
patent: 5600589 (1997-02-01), Ishigaki et al.
patent: 5764565 (1998-06-01), Sato et al.
patent: 5774393 (1998-06-01), Kuriyama
patent: 5946251 (1999-08-01), Sato et al.
patent: 5973985 (1999-10-01), Ferrant
patent: 7113445 (2006-09-01), Sancheti et al.
patent: 7307861 (2007-12-01), Bettman et al.
patent: 7362606 (2008-04-01), Chuang et al.
patent: 2006/0198181 (2006-09-01), Luk et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Implementing enhanced SRAM read performance sort ring... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementing enhanced SRAM read performance sort ring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing enhanced SRAM read performance sort ring... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4055754

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.