Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Counting – scheduling – or event timing
Patent
1997-12-01
2000-05-16
Heckler, Thomas M.
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Counting, scheduling, or event timing
G06F 1130
Patent
active
06065130&
ABSTRACT:
A system and method for efficiently managing the primary memory of a processing system such as a general purpose computer system or a telecommunications network by increasing the amount of primary memory available for subscriber allocation through the use of a general purpose counters block (GPCB). The GPCB is divided into an event-map block that assigns event detectors to counters, an event-instructor block which activates the event detectors, an event-indication receiver for receiving signals from the event detectors, an assign/counter that activates general purpose counters, and general purpose counters for incrementing, storing and reporting event count information. The system also provides for designating the general purpose counters to monitor selected events in programs. The events can be monitored on an individual basis or in groups. In addition, a user interface is provided that uses an event-type selector to pick the events the system operator wishes to monitor, and a subscriber selector for indicating which subscribers should be monitored to see if a selected event occurs. The user interface includes a counter report which receives error messages from the counters and reports the errors to the operator terminal.
REFERENCES:
patent: 4219875 (1980-08-01), Templeton
patent: 5247674 (1993-09-01), Kogure
patent: 5426741 (1995-06-01), Butts, Jr. et al.
patent: 5537541 (1996-07-01), Wibecan
patent: 5657253 (1997-08-01), Dreyer et al.
patent: 5881224 (1999-03-01), Ranson et al.
Luis-Felipe Cabrera and Eric Jul; "IEEE Proceedings Second International Workshop on Object Orientation in Operating Systems"; Sep. 24-25, 1992, pp. 245-261.
Douglas Comer; "Operating System Design, The XINU Approach", Chapter 8, pp. 101-107.
Andrew S. Tanenbaum; Operating Systems Design and Implementation; Chapter 2, pp. 62-63.
Heckler Thomas M.
Telefonaktiebolaget LM Ericsson
LandOfFree
Implementing counters in a system with limited primary memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementing counters in a system with limited primary memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing counters in a system with limited primary memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-269130