Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2006-06-13
2006-06-13
Elmore, Reba I. (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S173000, C365S185110, C365S185330
Reexamination Certificate
active
07062616
ABSTRACT:
A method of performing multiple operations on a flash memory device is described. This is made possible through the implementation of multiple partitions within the flash memory. The partitions are used to store data, application code, and system code. Low level functions within the system code process the data and handle preemption functions within the flash memory.
REFERENCES:
patent: 5337275 (1994-08-01), Garner
patent: 5603036 (1997-02-01), Wells et al.
patent: 5696977 (1997-12-01), Wells et al.
patent: 5822244 (1998-10-01), Hansen et al.
patent: 5937424 (1999-08-01), Leak et al.
patent: 5940861 (1999-08-01), Brown et al.
patent: 6088264 (2000-07-01), Hazen et al.
patent: 6148360 (2000-11-01), Leak et al.
patent: 6182189 (2001-01-01), Alexis et al.
patent: 6189070 (2001-02-01), See et al.
patent: 6201739 (2001-03-01), Brown et al.
patent: 6377486 (2002-04-01), Lee
Garner Richard P.
Sadhasivan Akila
Blakely , Sokoloff, Taylor & Zafman LLP
Elmore Reba I.
Intel Corporation
LandOfFree
Implementing a dual partition flash with suspend/resume... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementing a dual partition flash with suspend/resume..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing a dual partition flash with suspend/resume... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3704025