Implementing a design flow for a programmable hardware...

Details Implementing a design flow for a programmable hardware... Implementing a design flow for a programmable hardware...

2011-05-17

2011-05-17

Dam, Tuan Q (Department: 2192)

Data processing: software development, installation, and managem

Software program development tool

Code generation

C717S112000, C717S113000, C717S121000, C715S736000, C715S740000, C715S854000

Reexamination Certificate

active

07945894

ABSTRACT:
System and method for implementing a design flow for a programmable hardware element (PHE) coupled to a processor. A graphical program (GP) that specifies performance criteria is received. The GP is mapped for deployment, with a first portion targeted for execution by the processor, and a second portion targeted for implementation in the PHE. A determination is made as to whether the graphical program meets the performance criteria. If not, the GP is remapped for deployment, including identifying and specifying the sub-portion for implementation in the PHE, thereby moving the sub-portion from the first portion to the second portion, and/or identifying and specifying the sub-portion for execution on the processor, thereby moving the sub-portion from the second portion to the first portion. The determining and remapping are repeated until the performance criteria are met. The first and second portions are deployed to the processor and the PHE, respectively.

REFERENCES:
patent: 5832270 (1998-11-01), Laffra et al.
patent: 6189142 (2001-02-01), Johnston et al.
patent: 6199199 (2001-03-01), Johnston et al.
patent: 6219628 (2001-04-01), Kodosky et al.
patent: 6438512 (2002-08-01), Miller
patent: 6557167 (2003-04-01), Thelen
patent: 6591225 (2003-07-01), Adelman et al.
patent: 6694507 (2004-02-01), Arnold et al.
patent: 6807575 (2004-10-01), Emaru et al.
patent: 2001/0025231 (2001-09-01), Kodosky et al.
patent: 2003/0038842 (2003-02-01), Peck et al.
patent: 2005/0034106 (2005-02-01), Kornerup et al.
patent: 2005/0144523 (2005-06-01), Sierer et al.
patent: 2006/0117302 (2006-06-01), Mercer et al.
patent: 2007/0168943 (2007-07-01), Marini et al.
patent: 2010/0058296 (2010-03-01), Nattinger
patent: 00/38087 (2000-06-01), None
International Search Report and Written Opinion for Application No. PCT/US2006/061616 mailed Jul. 11, 2007.
Ye, W., et al., “Fast Timing Analysis for Hardware-Software Co-Synthesis”. 1993 Computer Design: VLSI in Computers and Processors. ICCD '93. Proceedings, 1993 IEEE International Conference in Cambridge, MA, Oct. 3-6, 1993, Oct. 3, 1993, pp. 452-457, Los Alamitos, CA, USA.
Parkinson, M. F., et al. “Profiling in the ASP Codesign Environment”. 1995 System Synthesis, Proceedings of the Eighth International Symposium in Cannes, France, Sep. 13-15, 1995. Sep. 13, 1995, pp. 128-133, Los Alamitos, CA, USA.
Knieser, M.J., et al. “Comet: A Hardware-Software Codesign Methodology”. Proceedings of Euro-DAC '96 European Design Automation Conference with Euro-VDL '96 and Exhibition, Geneva, Sep. 16-20, 1996. Proceedings of Euro-DAC, European Design Automation Conference with Euro-VDL and Exhibition, Sep. 16, 1996, pp. 178-183, Los Alamitos, CA, USA.
Edwards, M.D., et al. “Software acceleration using programmable hardware devices”, IEEE Proceedings: Computers and Digital Techniques, IEEE, GB, Jan. 25, 1996, pp. 55-63, vol. 143, No. 1.
U.S. Appl. No. 11/566,962, entitled “Implementing a Design Flow for a Programmable Hardware Element That Includes a Processor”, by Hugo A. Andrade and Joseph E. Peck, filed Dec. 5, 2006; 82 pages.
Farzad Zarrinfar, Bill Salefski, and Stephen Simon; “Increase Performance and Lower Cost Through System Design”; Apr. 18, 2005; 3 pages; Xcell Journal Online—Poseidon article—Issue 53; Xilinx, Inc.
Chris Sullivan and Milan Saini; “Software-Complied System Design Opimizes Xilinx Programmable Systems”; May 2, 2003; 6 pages; Xcell Journal Online—Celoxica article; Xilinx, Inc.
Ahmad Ansari, Peter Ryser, and Dan Isaacs; “Accelerated System Performance with APU-Enhanced Processing”; Embedded magazine; Mar. 2005; pp. 10-13.
“Quartus II Software Release Notes”; Jul. 2005; pp. 1-48; Altera Corporation.

Affiliated with

Also associated with

Rating

Implementing a design flow for a programmable hardware... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementing a design flow for a programmable hardware..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementing a design flow for a programmable hardware... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2657708