Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-05-23
2006-05-23
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07051309
ABSTRACT:
A system extends the execution time of a pipeline stage to a time longer than the time interval between two consecutive input data. Each processor in the system has an input and output port connected to a “bypass switch” (or multiplexer). Input data is sent either to a processor, for processing, or to a processor output port, in which case no processing is performed, through a register using at least one clock cycle to move data from register input to register output. For a single channel requiring an execution time twice the time interval between two consecutive input data, two processors are interconnected by the bypass switch. Data flows from the first processor at the input of the system, through the “bypass switches” of the interconnected processors, to output. The “bypass switches” are configured with respect to the processors such that the system data rate is independent of processor number.
REFERENCES:
patent: 3916383 (1975-10-01), Malcolm
patent: 4727503 (1988-02-01), McWhirter
patent: 4928246 (1990-05-01), Crawley et al.
patent: 4933936 (1990-06-01), Rasmussen et al.
patent: 4969469 (1990-11-01), Mills
patent: 5119323 (1992-06-01), Nickerson et al.
patent: 5179714 (1993-01-01), Graybill
patent: 5291422 (1994-03-01), Esztergar
patent: 5603012 (1997-02-01), Sotheran
patent: 5703793 (1997-12-01), Wise et al.
patent: 5937202 (1999-08-01), Crosetto
patent: 6680753 (2004-01-01), Kahn
patent: 6904110 (2005-06-01), Trans et al.
DeGrado, Timothy R. et al., “Performance Characteristics of a Whole-Body PET Scanner,” The Journal of Nulcear Medicine, Aug. 1994, pp. 1398-1406, vol. 35, No. 8.
Smith, Wesley et al., “Calorimeter Trigger,” Technical Overview, DoE/NSF Review, pp. 1-29; http://www.hep.wisc,edu/wsmith/cms/Lehman98—Cal.pdf., May 1998.
Beigbeder, Christophe et al., “An Update of the 2x2 Implementation for the Level 0 Calorimeter Triggers,” LHCb 99-007, pp. 1-15, Apr. 29, 1999.
Eisenhandler, Eric, “Hardware Triggers at the LHC,” pp. 47-56.
Lackey, J. et al., “CMS Calorimeter Level 1 Regional Trigger—Conceptual Design,” CMS Note 1998/074, Nov. 13, 1998.
Crosetto, Dario B., “Detailed Design of the Digital Electronics Interfacing Detectors, First-Level Triggers, and Higher Levels of Trigger with Flexible Configuration Parameters,” LHCb 99-006, TRIG, Mar. 30, 1999.
Bowers Brandon
Siek Vuthe
LandOfFree
Implementation of fast data processing with mixed-signal and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementation of fast data processing with mixed-signal and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of fast data processing with mixed-signal and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3633281