Implementation of configurable on-chip fast memory using the dat

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

711133, 711159, 711134, 711141, 711142, 711163, G06F 1216

Patent

active

060921595

ABSTRACT:
A write-through data cache which incorporates a line addressable locking mechanism. By executing a software lock instruction or unlock instruction, a microprocessor controls the locking or unlocking of individual cache lines in the data cache. A locked cache line is not subject to deallocation. By locking a plurality of lines in the data cache, the microprocessor configures a reserved area of guaranteed fast access memory within the data cache. The data cache includes a mechanism to disable write-through of write requests on a line addressable basis. By executing a software write-through disable instruction, the microprocessor commands the data cache to disable write through operations on an individual cache line. By disabling write-through on cache lines which have been locked, the plurality of locked lines behaves like a true fast-access internal memory with guaranteed access time: write requests targeting the reserved area of locked lines are not written through to the bus interface.

REFERENCES:
patent: 5025366 (1991-06-01), Baror
patent: 5404482 (1995-04-01), Stamm et al.
patent: 5526510 (1996-06-01), Akkary et al.
patent: 5627992 (1997-05-01), Baror
patent: 5974508 (1999-10-01), Maheshwari
Stiliadis et al., "Selective Victim Caching: A Method to Improve the Performance of Direct-Mapped Caches," Proceedings of the 27th Annual Hawaii International Conference on System Sciences, 1994, pp. 412-421.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Implementation of configurable on-chip fast memory using the dat does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Implementation of configurable on-chip fast memory using the dat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of configurable on-chip fast memory using the dat will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2048882

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.