Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-26
2009-10-27
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07610573
ABSTRACT:
A computer-implemented method of implementing a circuit design within a target integrated circuit (IC) can include, during technology mapping of the circuit design, determining a plurality of implementations of at least one sub-circuit of the circuit design and placing the circuit design on the target IC using a primary implementation of the plurality of implementations of the sub-circuit. The primary implementation of the sub-circuit can be selectively replaced with an alternate implementation of the sub-circuit selected from the plurality of implementations of the sub-circuit. The placed circuit design, including either the primary implementation or the alternate implementation of the sub-circuit, can be output.
REFERENCES:
patent: 6473885 (2002-10-01), Wallace
patent: 7020855 (2006-03-01), Wallace
patent: 7100144 (2006-08-01), Jacobson et al.
patent: 7249329 (2007-07-01), Baeckler et al.
S. Chatterjee et al.; “Reducing Structural Bias in Technology Mapping”; Proceeding of the 2005 IEEE/ACM ICCAD; pp. 1-10.
Chan Vi Chi
Chung Kevin
Jang Tetse
Krishnamurthy Sridhar
Cartier Lois D.
Chiang Jack
Cuenot Kevin T.
Maunu LeRoy D.
Tat Binh C
LandOfFree
Implementation of alternate solutions in technology mapping... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Implementation of alternate solutions in technology mapping..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of alternate solutions in technology mapping... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4094510