Impedance matching device for memory signals

Details Impedance matching device for memory signals Impedance matching device for memory signals

2009-08-31

2010-11-16

Cho, James (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C326S031000, C365S063000

Reexamination Certificate

active

07834655

ABSTRACT:
An impedance matching device for memory signals includes a resistor array and a switch device. A number of first pins at a first side of the resistor array are connected to control signal pins and/or address signal pins of a memory socket on a motherboard. A number of second pins are extended at a second side of the resistor array. The switch device connects or disconnects the plurality of second pins of the resistor array to or from a power supply on the motherboard.

REFERENCES:
patent: 6308232 (2001-10-01), Gasbarro
patent: 7009863 (2006-03-01), Khatri et al.
patent: 7180327 (2007-02-01), So et al.

Affiliated with

Also associated with

Rating

Impedance matching device for memory signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Impedance matching device for memory signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impedance matching device for memory signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4195243