Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2007-12-31
2010-11-30
Barnie, Rexford N (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
Reexamination Certificate
active
07843211
ABSTRACT:
An impedance adjusting circuit includes: a calibration circuit configured to generate a first calibration code and a second calibration code for determining termination resistance; a transmission line circuit configured to transfer the first calibration code during a first section and to transfer the second calibration code during a second section; and a termination resistor circuit adapted to match an impedance with a resistance determined by receiving the first and second calibration codes.
REFERENCES:
patent: 6836144 (2004-12-01), Bui et al.
patent: 6958613 (2005-10-01), Braun et al.
patent: 6980020 (2005-12-01), Best et al.
patent: 7151390 (2006-12-01), Nguyen et al.
patent: 7170313 (2007-01-01), Shin
patent: 7176711 (2007-02-01), Park et al.
patent: 2004/0236814 (2004-11-01), White
patent: 2006/0226868 (2006-10-01), Lee et al.
patent: 2007/0126466 (2007-06-01), Kim
patent: 2007/0236247 (2007-10-01), Wang et al.
patent: 2005-285125 (2005-10-01), None
patent: 2006-129423 (2006-05-01), None
patent: 20050101865 (2005-10-01), None
Kim Ki-Ho
Yoon Seok-Cheol
Barnie Rexford N
Blakely & Sokoloff, Taylor & Zafman
Hynix / Semiconductor Inc.
Tran Thienvu V
LandOfFree
Impedance adjusting circuit and semiconductor memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Impedance adjusting circuit and semiconductor memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Impedance adjusting circuit and semiconductor memory device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176389