Electrical computers and digital processing systems: memory – Address formation – Generating a particular pattern/sequence of addresses
Patent
1996-01-17
1999-12-21
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Address formation
Generating a particular pattern/sequence of addresses
711220, 711221, 711118, 711119, G06F 932
Patent
active
060063149
ABSTRACT:
A storage device has a relative address table. An address is sequentially generated by an address adder based on a start address and a plurality of relative addresses held in the relative address table. When a pattern of the address is unchanged, a succeeding access is processed without resetting the relative addresses in the relative address table.
REFERENCES:
patent: 3815101 (1974-06-01), Boss
patent: 4319322 (1982-03-01), Allain et al.
patent: 4385352 (1983-05-01), Bienvenu
patent: 4523206 (1985-06-01), Sasscer
patent: 4811203 (1989-03-01), Hamstra
patent: 4868376 (1989-09-01), Lessin
patent: 5282275 (1994-01-01), Andre et al.
patent: 5309258 (1994-05-01), Kouno et al.
patent: 5465337 (1995-11-01), Kong
patent: 5572209 (1996-11-01), Farmer et al.
patent: 5577219 (1996-11-01), Timko et al.
patent: 5584005 (1996-12-01), Miyaoku et al.
patent: 5611065 (1997-03-01), Alferness
patent: 5623640 (1997-04-01), Nakabo
patent: 5655132 (1997-08-01), Watson
Chan Eddie P.
NEC Corporation
Nguyen Than V.
LandOfFree
Image processing system, storage device therefor and accessing m does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image processing system, storage device therefor and accessing m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processing system, storage device therefor and accessing m will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-516803