Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
2001-03-26
2004-08-24
Lee, Thomas (Department: 2115)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
C713S300000, C345S211000, C345S212000
Reexamination Certificate
active
06782482
ABSTRACT:
CROSS REFERENCES TO RELATED APPLICATION
This application claims priority under 35 USC 119 of Japanese Patent Application No. 2000-114914 filed on Apr. 17, 2000, the entire disclosure of which is incorporated herein by reference.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to image processing apparatus such as facsimile machines that have a power save mode for suppressing power consumption. The present invention also relates to a method of controlling such image processing apparatus.
2. Description of the Related Art
Recently many image processing machines such as facsimile machines which are widely used in offices have a power save mode to reduce power consumption when the machines are not used for a particular period of time.
Typically a conventional image processing machine divides its parts into a plurality of groups with respect to their functions, and interrupts power supply to those groups which are not in service. This is the conventional way of power saving.
SUMMARY OF THE INVENTION
A general object of the present invention is to provide an image processing apparatus that can enable power saving by another approach.
Another object of the present invention is to provide a method of controlling such image processing apparatus.
According to one aspect of the present invention, there is provided an image processing apparatus operable in a normal power supply mode and a power save mode, including at least one large scale integrated (LSI) circuit for executing image processing, a power supply unit for feeding electricity to the respective LSI circuit, and a control unit for lowering operation capability of at least one of the LSI circuits when canceling a normal power supply mode and shifting into a power save mode.
The image processing apparatus may further include an oscillator for feeding a clock signal to the respective LSI circuit, and the control unit may cause the oscillator to issue the clock signal with a lower frequency when canceling the normal power supply mode and shifting into the power save mode. By lowering the clock signal frequency, the operation capability of the LSI is degraded.
The control unit may reset the respective LSI when shifting to the power save mode. By resetting the LSI, the operation capability of the LSI is degraded.
The control unit may maintain the respective LSI circuit in a reset condition when shifting to the power save mode.
The control unit may cause the power supply unit to feed a lower voltage, including zero voltage, to the respective LSI circuit when shifting to the power save mode. By lowering the feed voltage, the operation capability of the LSI is degraded.
According to another aspect of the present invention, there is provided a method of controlling an image processing apparatus having at least one LSI circuit for image processing, including the step A of determining whether a predetermined period elapses without any operations performed in a normal power supply mode, and the step B of lowering operation capability of at least one of the LSI circuits when the step A determines that the predetermined period has elapsed without any operations performed in the normal power supply mode.
The step B may include the sub-step of lowering a frequency of a clock signal to be fed to the respective LSI circuit. The step B may include another sub-step of resetting the respective LSI circuit. The respective LSI circuit may be maintained in a reset condition. Alternatively, voltage to be fed to the respective LSI circuit may be reduced in the step B.
Additional objects, aspects and advantages of the present invention will become apparent to those skilled in the art to which the invention relates from the subsequent detailed description of the invention and appended claims taken in conjunction with the accompanying drawings.
REFERENCES:
patent: 5491788 (1996-02-01), Cepulis et al.
patent: 5563579 (1996-10-01), Carter
patent: 5982520 (1999-11-01), Weiser et al.
patent: 6016548 (2000-01-01), Nakamura et al.
patent: 6076171 (2000-06-01), Kawata
patent: 6311287 (2001-10-01), Dischler et al.
patent: 6480287 (2002-11-01), Lee et al.
patent: 6601179 (2003-07-01), Jackson et al.
patent: 09-288527 (1997-11-01), None
patent: 11-088467 (1999-03-01), None
Cao Chun
Hogan & Hartson LLP
Lee Thomas
Murata Kikai Kabushiki Kaisha
LandOfFree
Image processing apparatus has a CPU that reduces operation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image processing apparatus has a CPU that reduces operation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image processing apparatus has a CPU that reduces operation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3297820