Computer graphics processing and selective visual display system – Computer graphics display memory system – Plural storage devices
Reexamination Certificate
1999-12-27
2004-01-06
Tung, Kee M. (Department: 2676)
Computer graphics processing and selective visual display system
Computer graphics display memory system
Plural storage devices
C345S531000, C345S545000, C711S100000, C711S105000, C711S200000, C711S211000
Reexamination Certificate
active
06674442
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to an image memory system, and more particularly to an image memory system capable of quickly performing a read operation even in case of reading out image data from an image memory consecutively in an arbitrary direction.
BACKGROUND OF THE INVENTION
In recent years, with the increase of the processing speed of an image processing apparatus, a memory making it possible to quickly read and write image information has been demanded. And as a memory capable of meeting this demand, a high-speed DRAM called a synchronous DRAM or a synchronous graphic RAM is widespread.
Generally, among synchronous DRAMs there is a synchronous DRAM provided with two or more banks each having an independent address space, and such a synchronous DRAM has a feature that its banks can be operated independently of each other. In such a synchronous DRAM, however, the respective banks generally share an address bus, a command bus and a data bus among them.
In some synchronous DRAMs, an address bus and a command bus cannot be logically separated from each other in actual operation. That is to say, when a command is given to such a synchronous DRAM, a part of an address bus may be occupied, and it is not possible to give command data and address data separately. The reason is that address data also can be considered to be a part of command data and it is thought that a practical advantage is not obtained by logically separating them.
In this specification, a command which does not have its exclusive command line but makes a memory perform some operation by combining a plurality of control lines together is also called “command”.
A synchronous DRAM is provided with a number of commands for operating this DRAM itself, and there are an “active command” and a “precharge command” among them. These commands are given to each bank. When an active command is issued, a row address is also given, and therefore when an active command is given, the row address of a cell to be accessed is specified at the same time.
A precharge command is a command for declaring a row space to be closed when an operation of accessing the row space has ended. In order to access a row space and then access another row space belonging to the same bank, it is necessary to perform a precharge operation to said bank before such another accessing operation.
And a synchronous DRAM can perform what is called a burst access operation. That is to say, when a column address is given within some row space to specify one cell, the synchronous DRAM can serially read or write data (for example, data of 8 bits in length) of a plurality of cells having the said cell as the forefront and being consecutive in column address as synchronizing these data with a single clock. Due to this, its operation in case of performing a burst access becomes very fast.
And in case of accessing optional column addresses also, if they are in the same,row space, it can perform a fast access synchronized with a clock by giving consecutively column addresses. This is called a random column access. In case of consecutively accessing addresses in different row spaces, however, its operation speed is of the same degree as an ordinary DRAM.
By the way, the present applicant has proposed an image memory system capable of efficiently reading out image data using a synchronous DRAM having a 2-bank structure as an image memory in. Japanese Patent Provisional Publication No. 106,374/97. In case of storing image data of each dot which constitutes an image, the said image memory system divides the image (for example, a display image composed of 1,024 dots in the x-axis direction and 1,024 dots in the y-axis direction) into a number of blocks (one block contains image data of 16 dots ×16 dots, for example), and makes each block correspond to one row space of a synchronous DRAM and makes blocks being adjacent to each other with a common side between them belong to different banks respectively.
In this case, when coloring the divided blocks by bank (for example, coloring banks at one side with white and banks at the other side with gray), as shown in
FIG. 2
, one image has a checkered pattern taking a block as a constituent unit. In
FIG. 2
, as described later, one block is composed of 8 dots ×8 dots for convenience of explanation.
In case of storing an image into a synchronous DRAM in such a manner, an operation of reading out this image is as follows. In case of reading out image data of dots consecutively in the x-axis direction (from left to right in FIG.
2
), a fast read operation can be performed by a burst access as described above in the same block (these data belong to the same row address).
And in the x-axis direction, in case of reading out image data of dots consecutively over three or more blocks crossing the boundaries of the blocks, namely, in case of accessing a row space belonging to a first bank and then accessing a row space belonging to a second bank and further accessing another row space belonging to the first bank, the operation is as follows.
Image data of blocks adjacent to each other are stored in different banks and it is enough to specify only the forefront address of column addresses in the same row space, and therefore it is possible to perform a precharge operation to a row space of a first bank as accessing a row space belonging to a second bank and further activate another row space of the first bank. Thanks to this, it is not necessary to take the trouble to take a time for precharging and activating the first bank and the time for precharging and activating the first bank results in being hidden seemingly, and therefore an efficient access can be performed.
On the other hand, in case of accessing consecutively image data in the y-axis direction, it is possible to perform a random column access in the same block (namely, in the same row) as described above.
Image data read out from an image memory in this way are stored in a display memory and then are read out from the display memory to be displayed on a display device.
In case of displaying an ordinary image, the image is often read out consecutively along the x-axis or y-axis direction, and in such a case a fast and efficient access can be performed by a burst access as described above.
However, it is not always in the x-axis or y-axis direction that image data of a stored image are read out from an image memory. For example, in case of tilting or turning a displayed object in a polygon drawing operation and the like, it is necessary to read out data of a texture and the like stored in an image memory in an oblique direction. In case of reading out data stored in an image memory in an oblique direction corresponding to the inclination or rotation of an image, storing these data in a display memory in order of reading out, reading out these data from the display memory in order of storing, and displaying them on a display screen, an object seems to tilt or turn on the display screen.
Since an image memory system disclosed in said patent laid-open publication cannot perform a burst access when attempting to read out stored image data in an oblique direction of an image, it is necessary to give a column address to each dot even in the same row space. And in case of accessing consecutively across the boundary between blocks, it is necessary to frequently give an active command or a precharge command, but in an ordinary synchronous DRAM, as described above, since a command bus and an address bus are not separated from each other, a column address cannot be given for a period of giving an active command or a precharge command.
Further, a waiting time to some degree is needed after an active command is issued to a bank until a column address is given to the bank, and after a precharge command is issued to a bank until an active address is given to the same bank.
Therefore, in case of attempting to read out image data in an oblique direction of an image, there is a problem that reading the image data is more delayed in comparison with a case of
Ohkatsu Tohru
Suemitsu Tomohiko
Namco Ltd.
Rabin & Berdo P.C.
Singh D K
Tung Kee M.
LandOfFree
Image memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Image memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Image memory system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3220800