Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-08-08
2006-08-08
Peikari, B. James (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C710S300000, C710S301000
Reexamination Certificate
active
07089358
ABSTRACT:
In one embodiment of the present invention, a process that uses a first processor is provided. The process includes the operation of blocking by the first processor of completion by a second processor of a configuration cycle. The process also includes the operation of selecting by the first processor of one procedure from a plurality of procedures that are associated with respective types of circuitry that may be used to permit the first processor to control a device. The one procedure is associated with one of the respective types of circuitry that is actually available to be used by the first processor.
REFERENCES:
patent: 6260094 (2001-07-01), Davis et al.
patent: 6295565 (2001-09-01), Lee
patent: 6684282 (2004-01-01), Kocis
Poole, Frank W. “A Look at Modular RAID on Motherboard (MROMB)” Intel Corporation, 2002.
“RAID on Motherboard (ROMB) Considerations Using Intel 80321 I/O Processor” Intel Corporation, Jun. 2002.
R. Russell, BIOS Basics Online!, Jun. 5, 2001, one page.
A. Tieschenko, “Zero-Channel RAID, The Economic Approach”, Computer Review Online!, four pages.
Intel Corporation, “DK440LX Motherboard—Technical Product Specification”, Oct. 1997, 106 pages.
Intel Corporation, “MROMB Design Considerations Using the Intel 80303 I/O processor—Application Note” Sep. 2001, 15 pages.
Adaptec—Adaptec SCSI RAID 2000S Support.
Adaptec—Adaptec SCSI RAID 2005S Support.
Adaptec—Motherboard Partners and Compatibility.
Adaptec—Adaptec SCSI RAID 2005S Technical SPecs.
Adaptec—Adaptec Article: Zero Channel RAID Frequently Asked Questions.
Intel Corp., Product Brief, Intel Server Board SCB2.
Serial ATA: High Speed Serialized AT Attachment Revision 1.0, Aug. 29, 2001.
Super0, Super P3TDDR, User's Manual, Revision 1.0a.
PCI Local Bus, PCI BIOS Specification, Revision 2.1, Aug. 26, 1994.
PCI Local Bus, PCT-to-PCI Bridge Architecture Specification, Revision 1.1; Dec. 16, 1998.
PCI Local Bus, PCI Local Bus Specification, Revision 2.2, Dec. 18, 1998.
PCI Local Bus, Mini PCI Specification, Revision 1.0, Oct. 25, 1999.
PCI Local Bus, PCI-X Addendum to the PCI Local Bus Specification, Revision 1.0a, Jul. 24, 2000.
PCI Local Bus, PCI Local Bus Specification, Revision 2.3, Mar. 29, 2002.
PCI Local Bus, Appendix D, Class Codes.
PCI Local Bus, Appendix H, Capability IDs, 0003.13.
Intel Corporation, “DK440LX Motherboard—technical Product Specification”, Oct. 1997, 106 pages.
Intel Corporation, “MROMB Design Considerations Using the Intel 80303 I/O Processor—Application Note” Sep. 2001, 15 pages.
A. Tischenko, “Zero-Channel RAID. The Economic Approach”, Computer Review Online!, four pages.
Luse Paul E
Michel Wolfgang
Blakely , Sokoloff, Taylor & Zafman LLP
Peikari B. James
LandOfFree
Identifying and controlling different types of MROMB hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Identifying and controlling different types of MROMB hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Identifying and controlling different types of MROMB hardware will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3664257