Identification and implementation of clock gating in the...

Details Identification and implementation of clock gating in the... Identification and implementation of clock gating in the...

2006-07-11

2006-07-11

Thompson, A. M. (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07076748

ABSTRACT:
Identification and implementation of clock gating in the design of an integrated circuit (IC) is performed with automated assistance. Electrical power consumption is reduced by clock gating. The automated assistance identifies registers that are candidates for clock gating, and highlights, in the IC design, registers associated with a gated clock domain and the logic blocks driven by these registers.

REFERENCES:
patent: 5585745 (1996-12-01), Simmons et al.
patent: 5623418 (1997-04-01), Rostoker et al.
patent: 5740087 (1998-04-01), Smentek et al.
patent: 5980092 (1999-11-01), Merryman et al.
patent: 6049883 (2000-04-01), Tjandrasuwita
patent: 6167561 (2000-12-01), Chen et al.
patent: 6204695 (2001-03-01), Alfke et al.
patent: 6240542 (2001-05-01), Kapur
patent: 6272667 (2001-08-01), Minami et al.
patent: 6324679 (2001-11-01), Raghunathan et al.
patent: 6429698 (2002-08-01), Young
patent: 6434704 (2002-08-01), Dean et al.
patent: 6567962 (2003-05-01), Baumgartner et al.
patent: 2003/0140318 (2003-07-01), Kitahara et al.
patent: 2004/0123258 (2004-06-01), Butts
patent: 2004/0225978 (2004-11-01), Fan et al.
patent: 2004/0250227 (2004-12-01), Lin

Affiliated with

Also associated with

Rating

Identification and implementation of clock gating in the... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Identification and implementation of clock gating in the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Identification and implementation of clock gating in the... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3535875