IC design modeling allowing dimension-dependent rule checking

Details IC design modeling allowing dimension-dependent rule checking IC design modeling allowing dimension-dependent rule checking

2008-08-06

2009-08-18

Dinh, Paul (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07577927

ABSTRACT:
A method, system and program product to model an IC design to include dimensions such as a local width and spacing of IC shapes in a consistent fashion. In particular, the invention uses a core portion of Voronoi diagrams to partition edges of a shape into intervals and assigns at least one dimension to each interval such as a local width and spacing. Dimension assignment can be made as any desirable definition set for width and spacing, e.g., numerical values or continuous dimension-dependent design rules. Design rule checking for dimension-dependent spacing rules given in any arbitrary functional form of width and spacing is possible. Application of the invention can be made anywhere the width and spacing of VLSI shapes play a role, e.g., relative to a single edge, neighboring edges, neighboring shapes, and/or for edges in more than one layer of the IC design.

REFERENCES:
patent: 6178539 (2001-01-01), Papadopoulou et al.
patent: 6317859 (2001-11-01), Papadopoulou
patent: 7117468 (2006-10-01), Teig et al.
patent: 7227893 (2007-06-01), Srinivasa et al.
patent: 7404164 (2008-07-01), Papadopoulou et al.
patent: 2003/0140330 (2003-07-01), Tanaka et al.
patent: 2004/0064269 (2004-04-01), Shibuya et al.
patent: 2004/0096092 (2004-05-01), Ikeda
patent: 2004/0230930 (2004-11-01), Lippincott et al.
patent: 2008/0069451 (2008-03-01), Ikeda
Papadopoulou et al., U.S. Appl. No. 12/186,769, Office Action Communication, Jan. 28, 2009, 16 pages.
U.S. Appl. No. 11/926,289, Notice of Allowance and Fees Due, Feb. 26, 2009.
Papadopoulou et al., U.S. Appl. No. 10/708,039, Office Action Communication, Jan. 8, 2007, 10 pages.
Papadopoulou et al., U.S. Appl. No. 10/708,039, Office Action Communication, Apr. 17, 2007, 2 pages.
Papadopoulou et al., U.S. Appl. No. 10/708,039, Office Action Communication, Jul. 30, 2007, 9 pages.
Papadopoulou et al., U.S. Appl. No. 10/708,039, Office Action Communication, Oct. 23, 2007, 9 pages.
Papadopoulou et al., “The Loo Voronoi Diagram of Segments and VLSI Applications,” 2001 International Journal of Computational Geometry & Applications, vol. 11, No. 5, 26 pages.
Papadopoulou et al., “Critical Area Computation via Voronoi Diagrams,” 1999 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, Issue 4, 12 pages.
U.S. Appl. No. 11/926,289, Non-Final Office Action, Oct. 8, 2008.

Affiliated with

Also associated with

Rating

IC design modeling allowing dimension-dependent rule checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with IC design modeling allowing dimension-dependent rule checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and IC design modeling allowing dimension-dependent rule checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4108088