I2C bus switching devices interspersed between I2C devices

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C710S314000

Reexamination Certificate

active

06725320

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates to computer bus architecture. More specifically, the present invention relates to Inter Integrated Circuit (I
2
C) buses.
2. Description of Related Art
Many similarities exist between seemingly unrelated designs in consumer, industrial and telecommunication electronics. Examples of similarities include intelligent control, general-purpose circuits (i.e. LCD drivers, I/O ports, RAM) and application-oriented circuits. The Philips Inter Integrated Circuit (I
2
C) bus is a bi-directional two-wire serial bus designed to exploit these similarities.
Devices on the I
2
C bus are accessed by individual addresses, 00-FF (even addresses for Writes, odd addresses for reads). The I
2
C architecture can be used for a variety of functions. One example is Vital Product Data (VPD). Each component in the system contains a small Electrically Erasable Programmable Read Only Memory (EEPROM) (typically 256 bytes) which contains the VPD information such as serial numbers, part numbers, and EC revision level.
I
2
C busses can connect a number of devices simultaneously to the same pair of bus wires. However, a problem results when one of the devices malfunctions and pulls a bus signal (clock or data) low. The bus will not operate and it is very difficult to determine which of the numerous devices connected to the I
2
C bus is responsible. A similar problem occurs when one of the bus conductors becomes shorted to a low impedance source, such as, for example, ground.
Therefore, an improved I
2
C bus from which it is readily determinable the device that has malfunctioned resulting in the bus ceasing to operate would be desirable.
SUMMARY OF THE INVENTION
The present invention provides a bus switch module for use in a bus such as an I
2
C bus. In one embodiment, the switch module includes a control unit and a switch. The control unit includes an input for receiving instructions from a bus driver as to whether to close or open the switch. The switch includes a first and a second data connection which connect the switch to a first and a second segment of the bus and includes a control input for receiving commands from the control unit. The control unit opens and closes the switch in response to instructions received from the bus driver and signals received in the first data connection are passed to the second data connection only when the switch is closed in response to a command from the control unit. Thus, the bus switch module allows a bus driver to isolate devices and switch modules connected in series by opening or closing the switch.


REFERENCES:
patent: 4016546 (1977-04-01), Bennett et al.
patent: 5473264 (1995-12-01), Mader et al.
patent: 5892933 (1999-04-01), Voltz
patent: 5946495 (1999-08-01), Scholhamer et al.
patent: 6233643 (2001-05-01), Andrews et al.
patent: 6339806 (2002-01-01), Foster, Sr. et al.
patent: 0892352 (1999-01-01), None
International Search Report.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

I2C bus switching devices interspersed between I2C devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I2C bus switching devices interspersed between I2C devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I2C bus switching devices interspersed between I2C devices will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3266874

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.