I/O translation lookaside buffer performance

Details I/O translation lookaside buffer performance I/O translation lookaside buffer performance

2006-10-26

2009-12-22

Lane, Jack A (Department: 2185)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

Reexamination Certificate

active

07636832

ABSTRACT:
Methods and apparatus to provide improved input/output (I/O) address translation lookaside buffer performance are described. In one embodiment, one or more entries of a cache (e.g., an I/O address translation lookaside buffer) are locked in response to a request to lock the one or more entries. Other embodiments are also described.

REFERENCES:
patent: 4965719 (1990-10-01), Shoens et al.
patent: 5029072 (1991-07-01), Moyer et al.
patent: 5050072 (1991-09-01), Earnshaw et al.
patent: 5163143 (1992-11-01), Culley et al.
patent: 5226143 (1993-07-01), Baird et al.
patent: 5230070 (1993-07-01), Liu
patent: 5566319 (1996-10-01), Lenz
patent: 6378048 (2002-04-01), Prudvi et al.
patent: 6549989 (2003-04-01), Arimilli et al.
patent: 7082508 (2006-07-01), Khan et al.
patent: 2004/0221128 (2004-11-01), Beecroft et al.
patent: 2004/0268071 (2004-12-01), Khan et al.
patent: 2007/0150658 (2007-06-01), Moses et al.
patent: 2008/0005512 (2008-01-01), Narayanasamy et al.
Graunke, G. et al., “Synchronization algorithms for shared-memory multiprocessors”,IEEEvol. 23, No. 6, (Jun. 1990), pp. 60-69.
Johnson, T et al., “A prioritized multiprocessor spin lock”,IEEE Transactions on Parallel and Distributed Systems, vol. 8, Issue 9, (Sep. 1997), pp. 926-933.
Anderson, T. E., “The performance of spin lock alternatives for shared-memory multiprocessors”,IEEE Transactions on Parallel and Distributed Systems, vol. 1, Issue 1, (Jan. 1990), pp. 6-16.
U.S. Appl. No. 11/319,897, filed Dec. 28, 2005, Illikkal, Ramesh G., et al.
U.S. Appl. No. 11/478,423, filed Jun. 29, 2006, Narayanasamy, Raja et al.
Narayanasamy, Raja et al., “Improving Network Performance in Virtualized Environments”, U.S. Appl. No. 11/478,423, filed Jun. 29, 2006.
Spracklen, L. et al. “Chip multithreading: opportunities and challenges”,High Performance Computer Architecture. HPCA-11 2005, 11th International Symposium on High-Performance Computer Architecture, (Feb. 2005), pp. 12-16.
Office Action received for U.S. Appl. No. 11/478,423, mailed on Jul. 16, 2009, 14 pages.

Affiliated with

Also associated with

Rating

I/O translation lookaside buffer performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O translation lookaside buffer performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O translation lookaside buffer performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4070641