I/O hub resident cache line monitor and device register update

Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output data buffering

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S141000, C711S142000

Reexamination Certificate

active

07581042

ABSTRACT:
The apparatus and method described herein are for enabling cacheable writes to I/O device registers. A cache monitor, which may be present in a controller hub, monitors accesses to cache lines in a microprocessor. The cache monitor also associates cache lines in the microprocessor with I/O device registers. When an access to certain cache lines are detected, the cache monitor is operable to receive the contents of the cache line and write those contents to an associated I/O device register. Therefore, a microprocessor may write to a cache line, instead of making an uncacheable write to the I/O device register directly.

REFERENCES:
patent: 5515522 (1996-05-01), Bridges et al.
patent: 5557769 (1996-09-01), Bailey et al.
patent: 5673414 (1997-09-01), Amini et al.
patent: 6195730 (2001-02-01), West
patent: 2004/0193757 (2004-09-01), Creta et al.
patent: 2005/0198400 (2005-09-01), Minturn
patent: 2005/0228922 (2005-10-01), Tsao et al.
patent: 2006/0004904 (2006-01-01), Sarangam et al.
patent: 2006/0004933 (2006-01-01), Sen et al.
patent: 2006/0095609 (2006-05-01), Radhakrishnan et al.
patent: 2006/0136611 (2006-06-01), Futral et al.
Allan McNaughton, AMD Hypertransport Bus: Transport Your Application to Hyper Performance, Sep. 29, 2003, AMD http://developer.amd.com/articlex.jsp?id=70.
John Deatherage, Streamline Design Efforts with the New SPI4-2 Interface, Sep. 2002, Intel Developer Update Magazine.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

I/O hub resident cache line monitor and device register update does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with I/O hub resident cache line monitor and device register update, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O hub resident cache line monitor and device register update will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4074550

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.