Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2008-04-24
2008-10-28
Cho, James H (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S082000
Reexamination Certificate
active
07443194
ABSTRACT:
An I/O driver has v/i characteristic control for maintaining a substantially flat output impedance response using a transmission gate configuration at an I/O output pad. The configuration includes a linear resistive element electrically connected at an I/O pad for limiting a processed data I/O signal, an active impedance element for receiving and processing the data signal, which comprises data represented by a series of voltage state transitions, and pull-up and pull-down array calibration words, for generating and outputting a processed I/O output signal to the resistive element to output a substantially flat v/i response at switching of the data signal.
REFERENCES:
patent: 5097148 (1992-03-01), Gabara
patent: 5134311 (1992-07-01), Biber et al.
patent: 5546033 (1996-08-01), Campbell et al.
patent: 5581197 (1996-12-01), Motley et al.
patent: 5594373 (1997-01-01), McClure
patent: 5811997 (1998-09-01), Chengsson et al.
patent: 6087853 (2000-07-01), Huber et al.
patent: 6118310 (2000-09-01), Esch, Jr.
patent: 6177817 (2001-01-01), Fifield et al.
patent: 6184730 (2001-02-01), Kwong et al.
patent: 6268750 (2001-07-01), Esch, Jr.
patent: 6437611 (2002-08-01), Hsiao et al.
patent: 6624671 (2003-09-01), Fotouhi
patent: 6759868 (2004-07-01), Helt et al.
patent: 6812734 (2004-11-01), Shumarayev et al.
patent: 6847235 (2005-01-01), Graves
patent: 6943588 (2005-09-01), Luo et al.
patent: 6949949 (2005-09-01), Lundberg
patent: 7088127 (2006-08-01), Ngyuen et al.
patent: 7095246 (2006-08-01), Kiyoshi et al.
patent: 7123055 (2006-10-01), Chong et al.
patent: 7176729 (2007-02-01), Hayashi et al.
patent: 2003/0025535 (2003-02-01), Raychaudhuri
patent: 0 735 687 (1996-10-01), None
Esch, G., Jr. “Design of CMOS I/O Drivers with Less Sensitivity to Process, . . . ” Electronic Design, Test and Application, 2004; Delta 2004; Second IEEE Int. Workshop, pp. 28-30.
Choy, C.S. et al., “A Feedback Control Circuit Design Technique to . . . ” Circuits & Systems, 1995. ISCAS '95., 1995 IEEE Int. Symp. 1995 Seattle, WA, USA; vol. 1, pp. 307-310.
Esch, G., Jr. et al. “Near-Linear CMOS I/O Driver with Less Sensitivity . . . ” Very Large Scale Integration Systems, IEEE Transactions Nov. 2004, vol. 12, Issue 11, pp. 1253-1257.
Chen David Jia
Lawson William Frederick
Mann David William
Cho James H
International Business Machines - Corporation
Thorne & Halajian, LLP
LandOfFree
I/O driver for integrated circuit with output impedance control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with I/O driver for integrated circuit with output impedance control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and I/O driver for integrated circuit with output impedance control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4013212